USER MANUAL

UT699E/UT700

LEON 3FT /SPARCTM V8 Microprocessor

7/20/2021 Version #: 1.3.0

7/20/2021

Table of Contents

Version #: 1.3.0

USER MANUAL

USER MANUAL

Version #: 1.3.0

USER MANUAL

Version #: 1.3.0

USER MANUAL

Version #: 1.3.0

Version #: 1.3.0

Version #: 1.3.0

UT699E/UT700 USER MANUAL LEON 3FT /SPARCTM V8 Microprocessor

FRONTGRADE

Chapter 1: Introduction

1.1 Scope

Frontgrade has combined the UT699E and UT700 LEON Microprocessor Manuals as of February 27, 2017. The two products are very similar and we have noted through the UT699E/UT700 Manual any differences.

This document describes the UT699E/UT700 LEON 3FT microprocessor, a pipelined, monolithic, high-performance, faulttolerant SPARC™ V8 compliant processor, designed using a combination of hardened flip-flops and TMR schemes to ensure reliable operations in a typical HiRel environment. The UT699E/UT700 provides a 32-bit/33MHz PCI (Revision 2.1 compatible) master/target interface with DMA and arbitration capabilities. An AMBA (Rev. 2.0) bus interface integrates the LEON 3FT CPU, SpaceWire, Ethernet MAC, memory controller, PCI, Mil-Std-1553, SPI, CAN bus, UART, and programmable general purpose input/output cores.

Industry standard SPARC V8 compilers and kernels support the UT699E/UT700 software development environment. A full software development suite includes a C/C++ cross-compiler based on the GNU Compiler Collection (GCC) and POSIXcompliant Newlib embedded C-library. Contact Frontgrade Gaisler for C/C++ cross-compiler and C-library support. The Bare C Compiler (BCC), based upon GCC, produces a small run-time kernel with interrupt support and PThreads library. Software development suite runs on either Windows or Linux operating systems. SPARC compliant ports of the RTEMS and VxWorks RTOS support multi-thread applications.

The UT699E LEON 3FT microprocessor is based on IP cores from Frontgrade Gaisler's GRLIB Intellectual Property (IP) library and uses a plug-and-play system-on-a-chip design approach.

1.2 Differences Between UT699, UT699E and UT700

Table 1.1 below outlines the main differences between UT699, UT699E, and UT700.

Table 1.1: UT699, UT699E and UT700 Differences

Version #: 1.3.0 7/20/2021

The UT699E is similar to the UT700; however, both SPI and 1553 are unavailable in the UT699E. The UT699 cache coherency is handled by software while the UT699E/UT700 cache coherency are supported by hardware through bus snooping.

Version #: 1.3.0 7/20/2021

1.3 Architecture

The UT699E/UT700 consists of the following components:

- LEON 3FT microprocessor core
- 8/16/32-bit memory controller
- Four SpaceWire links
- Two CAN-2.0 interfaces
- UART
- One timer unit with 4 timers
- One Extended Interrupt Controller
- One 16-bit I/O port
- Serial/JTAG debug links
- 10/100 Mbit/s Ethernet MAC
- MIL-STD-1553B controller (BC, RT, BM) (only applicable to UT700)
- One SPI Controller (only applicable to UT700)
- One 32-bit PCI Bridge

The following image is a block diagram of the UT699E/UT700 architecture.

Figure 1.1: UT699E/UT700 Functional Block Diagram

The design is based on the following IP cores from the GRLIB IP library:

Table 1.2: GLIB IP Cores used in UT699E/UT700

1.4 Memory Map

Table 1.3 is a memory map of the internal AHB/APB buses:

Version #: 1.3.0 7/20/2021

Table 1.3: Internal Memory Map

Version #: 1.3.0 7/20/2021

Access to addresses outside the ranges described above will return an AHB error response. Only 32bit (word) accesses are supported for APB areas.

1.5 Interrupts

The interrupts are routed to the IRQMP interrupt controller and forwarded to the LEON 3FT processor. **Table 1.4** indicates the interrupt assignments:

Table 1.4: Interrupt Assignments

1.6 Signals

The device has the following external signals, **Table 1.5**. The reset value for any signal is undefined if not otherwise indicated.

Version #: 1.3.0 7/20/2021

Table 1.5: Signal Assignments

UT699E/UT700

Version #: 1.3.0 7/20/2021

Version #: 1.3.0 7/20/2021

Notes:

1. These pins require a pull-up resistor tied to VDD. Specified resistor values are based on design requirements or as specified in the PCI Local Bus Specification Revision 2.1, **Section 4.3.3**.

2. CB[15:8] is reset to a high logic level.

Version #: 1.3.0 7/20/2021

1.7 Clocking

1.7.1 Clock Inputs

Table 1.6 shows the clock inputs to the UT699E/UT700:

Table 1.6: Clock Inputs

1.7.2 Clock Output

Table 1.7 shows the clock inputs to the UT699E/UT700:

Table 1.7: Clock Output

Chapter 2: LEON 3FT SPARC V8 32-bit Microprocessor

2.1 Overview

The LEON 3FT is a 32-bit processor core conforming to the IEEE-1754 (SPARC V8) architecture. It is designed for embedded applications while combining high performance with low complexity and low power consumption. The processor core storage elements and on-chip memory are hardened against SEU errors utilizing various fault-tolerance techniques.

The LEON 3FT has the following main features: 7-stage pipeline with Harvard architecture, separate instruction and data caches, memory management unit, hardware multiplier and divider, on-chip debug support and a floating-point unit.

A block diagram of the LEON 3FT core follows:

Figure 2.1: LEON 3FT Microprocessor Core Block Diagram

2.1.1 Integer Unit

The LEON 3FT integer unit supports the full SPARC V8 instruction set, including hardware multiplication and division instructions. The integer unit has eight register windows consisting of a total of one hundred and thirty-six (136) 32-bit general-purpose registers (r registers). These registers conform to the SPARC model for the general-purpose operand registers accessible through instructions and implemented with RAM blocks. The instruction pipeline uses a Harvard architecture consisting of seven stages interfaced to a separate instruction and data cache.

2.1.2 Cache Sub System

The processor is configured with 16 Kbyte instruction and 16 Kbyte data caches. The instruction cache is configured as fourway set-associative with 4 Kbyte per way and 32 bytes per line, while the data cache has four ways of 4 Kbyte with 16 bytes per line. Sub-blocking is implemented with one valid bit per 32-bit word for the instruction cache and one valid bit per line for data cache. The instruction cache uses streaming during line-refill to minimize refill latency. The data cache uses writethrough policy and implements a double-word write-buffer. The data cache can perform bussnooping on the AHB bus, if enabled. Bus-snooping on the AHB bus is used to maintain cache coherency for the data cache.

2.1.3 Floating Point Unit

The LEON 3FT processor is configured with the Frontgrade's Gaisler floating-point unit (GRFPU). The GRFPU executes in parallel with the integer unit and does not block the processor operation unless a data or resource dependency exists.

2.1.4 Memory Management Unit

The LEON 3FT processor is configured with the SPARC V8 Reference Memory Management Unit (SRMMU). The SPARC V8 compliant SRMMU provides mapping between multiple 32-bit virtual address spaces and physical memory. A three-level hardware table-walk is implemented and the MMU has 16 Translation Look-Aside Buffer (TLB) entries for instructions and 16 TLB entries for data.

2.1.5 On-Chip Debug Support

The LEON 3FT pipeline provides support for non-intrusive debugging. Full access to all processor registers and cache memory are provided through the debug support unit (DSU). To aid software debugging, two hardware watchpoint registers are implemented. Each register can cause a breakpoint trap on an arbitrary instruction or data address range. When the DSU is enabled, the watchpoints can be used to enter debug mode. The DSU also allows single stepping, instruction tracing and hardware breakpoint/watchpoint control. An internal trace buffer monitors and stores executed instructions which can later be read out over the debug interface.

2.1.6 Interrupt Port

LEON 3FT supports the SPARC V8 interrupt model with a total of 15 asynchronous interrupts. The interrupts to the interrupt port are triggered through the Interrupt Controller.

2.1.7 AMBA Interface

The cache system implements an AMBA AHB master to load and store data to/from the caches. The interface is compliant with the AMBA-2.0 standard. During line refill, incremental bursts are generated to optimize the data transfer.

2.1.8 Power Down Mode

The LEON 3FT processor core implements a power-down mode which halts the pipeline and caches until the next interrupt. This is an efficient way to minimize power-consumption when the application is idle. The processor supports clock gating during the power down period that provides the means to check for wake-up conditions and maintain cache coherency.

2.2 LEON 3FT Integer Unit

2.2.1 Overview

The LEON 3FT integer unit implements the integer part of the SPARC V8 instruction set. The implementation is focused on high performance and low complexity. The LEON 3FT integer unit has the following main features:

- 7-stage instruction pipeline
- Separate instruction and data cache interfaces
- Eight register windows to access the 136 registers
- Hardware multiplier with 2 clocks latency
- Radix-2 divider (non-restoring)
- Single-vector trapping for reduced code size
- Static branch prediction

Version #: 1.3.0 7/20/2021

Figure 2.2: LEON 3FT Integer Unit Datapath Diagram

2.2.2 Instruction Pipeline

The LEON 3FT integer unit uses a single instruction issue pipeline with seven stages:

- FE (Instruction Fetch): If the instruction cache is enabled and a cache hit occurs, the instruction is fetched from the instruction cache. Otherwise, the fetch is forwarded to the memory controller. The instruction is valid at the end of this stage and is latched inside the IU.
- DE (Decode): The instruction is decoded and the CALL or branch target address is generated.
- RA (Register Access): Operands are read from the register file or from internal data bypasses.
- EX (Execute): ALU, logical, and shift operations are performed. For memory operations (e.g. LD/ST) and JMPL/RETT instructions, the address is generated.
- ME (Memory): Data cache is accessed. If a data cache miss occurs, data is accessed from system memory and the cache is updated. Store data read out in the execution stage is written to the data cache at this time.
- XC (Exception) Traps and interrupts are resolved. For cache reads, the data is aligned as appropriate.
- WR (Write): The result of any ALU, logical, shift, or cache operations are written back to the register file.

Table 2.1 lists the cycles per instruction (assuming cache hit, and no integer condition codes or load interlock exist):

Table 2.1: Instruction Timing

Notes:

- 1. Assuming instruction in JMPL delay slot takes one cycle. Additional cycles spent in the delay slot reduce the effective time of the JMPL to 2 or 1.
- 2. Multiplication cycle count is 1 clock (1 clock issue rate, 2 clock data latency) for the 32x32 multiplier.
- 3. Cycles can increase by 2 cycles during a MMU slow-write.

A number of conditions can extend an instruction's duration in the pipeline

Branch interlock: When a conditional branch or trap is performed 1-2 cycles after an instruction which modifies the condition codes, 1-2 cycles of delay is added to allow the condition to be computed. The extra delay is incurred only if the branch is not taken

Load delay: When using data resulting on a load shortly after the load, the instruction delays to satisfy the pipeline's load delay. The processor pipeline can be configured for one or two cycles load delay. One cycle load delay improves performance at a fixed speed but may degrade maximum clock frequency due to added forwarding paths in the pipeline.

Mullatency: For pipelined multiplier implementations there is 1 cycle extra data latency, accessing the result immediately after a MUL or MAC adds one cycle pipeline delay.

Hold cycles: During cache miss processing or when blocking on the store buffer, the pipeline holds still until the data is ready, effectively extending the execution time of the instruction causing the miss by the corresponding number of cycles.

Note: Since the whole pipeline is held still, hold cycles will not mask load delay or interlock delays. On a load cache miss followed by a data-dependent instruction, both hold cycles and load delay will be incurred

FPU: The floating-point unit may need to hold the pipeline or extend a specific instruction.

2.2.3 SPARC Implementer's ID

Frontgrade Gaisler is assigned number 15 (0x0F) as SPARC implementer's identification. This value is hard-coded into bits 31:28 in the processor state register (%PSR: impl). The version number for LEON 3FT is 3, which is hard-coded into bits 27:24 of the PSR (%PSR: ver).

2.2.4 Compare and Swap Instruction (CASA)

LEON3 implements the SPARC V9 Compare and Swap Alternative (CASA) instruction. The CASA instruction operates as described in the SPARC V9 manual. The instruction is privileged but setting ASI = 0xA (user data) will allow it to be used in user mode. Software can determine if the processor supports CASA by checking the NOTAG field of the %asr17 register described in section 87.11.2 of the grip.pdf (https://www.gaisler.com/products/grlib/grip.pdf).

2.2.5 Division Instructions

Full support for SPARC V8 division instructions is provided via instruction SDIV, UDIV, SDIVCC and UDIVCC. The division instructions perform a 64-by-32 bit divide and produce a 32-bit result. Rounding and overflow detection is performed as defined in the SPARC V8 standard.

2.2.6 Multiplication Instructions

The LEON 3FT processor supports the SPARC integer multiplication instructions UMUL, SMUL UMULCC and SMULCC. These instructions perform 32x32-bit integer multiplication producing a 64-bit result. SMUL and SMULCC perform signed multiplication while UMUL and UMULCC perform unsigned multiplication. UMULCC and SMULCC also set the condition codes of the PSR to reflect the result of the operation. The multiplication instructions are performed using a 32x32 pipelined multiplier.

2.2.7 Branch Prediction

Static branch prediction reduces the penalty for branches preceded by an instruction that modifies the integer condition codes (see **Section 2.2.2**). The predictor uses a branch-always strategy and starts fetching instruction from the branch address. On a prediction hit, 1 or 2 clock cycles are saved, and there is no extra penalty incurred for misprediction as long as the branch target can be fetched from cache. Branch prediction improves the performance up to 10 - 20% on most control-type applications.
2.2.8 Hardware Breakpoints

The integer unit is configured with two hardware breakpoints. Each breakpoint consists of a pair of Ancillary State Registers (%asr24/25 and%asr26/27); one with the break address and one with a mask.

WPR1, WPR2 %asr24, %asr26

Figure 2.3: Watchpoint Address Registers

Table 2.2: Description of Watchpoint Address Register

WPMR1, WPMR2 %asr25, %asr27

Figure 2.4: Watchpoint Mask Registers

Version #: 1.3.0 7/20/2021

Table 2.3: Description of Watchpoint Mask Register

Any binary aligned address range can be watched. The range is defined by the WADDR field and masked by the WMASK field (WMASK[n] = 1 enables comparison). On a breakpoint hit, trap 0x0B is generated. By setting the IF, DL and DS bits, a hit can be generated on instruction fetch, data load or data store. Clearing these three bits effectively disables the breakpoint function.

2.2.9 Instruction Trace Buffer

The instruction trace buffer consists of a circular buffer that stores executed instructions. The trace buffer operation is controlled through the debug support interface and does not affect processor operation. The size of the trace buffer is 256 lines deep and 128 bits wide. The buffer stores the following information:

- Instruction address and opcode
- Instruction result
- Load/store data and address
- Trap information
- 30-bit time tag

The operation and control of the trace buffer is further described in **Chapter 15: Hardware Debug Support**.

2.2.10 Processor Configuration Register

The application specific register 17 (%asr17) provides information on configuration of the LEON 3FT core. This can be used to enhance the performance of software. The register can be accessed through the RDASR instruction and has the following layout:

Table 2.4: Description of Processor Configuration Register

2.2.11 Exceptions

LEON 3FT adheres to the general SPARC trap model. The Table 2.5 below shows the implemented traps and their individual priority. When Processor Status Register (PSR) bit ET=0, an exception trap causes the processor to halt execution and enter error mode. The external processor error signal will be asserted (Active Low).

Version #: 1.3.0 7/20/2021

Table 2.5: Trap Allocation and Priority

2.2.12 Single Vector Interrupt (SVT)

The LEON 3FT supports Single-Vector Trapping (SVT) to reduce code size for embedded applications. When enabled, any taken trap always jumps to the reset trap handler whose address is defined by Trap Base Address Register(TBR) bits TBR.*tba,* or TBR[31:19], with the lower 12 bits don't care. The trap type will be indicated in TBR.*tt,* or TBR[11:4], and must be decoded by the shared trap handler. SVT is enabled by setting bit 13 in the PCR (%asr17).

2.2.13 Address Space Identifiers (ASI)

In addition to the address, the SPARC processor also generates an 8-bit Address Space Identifier (ASI) providing up to 256 separate, 32-bit address spaces. During normal operation, the LEON 3FT processor accesses instructions and data using ASI 0x08 - 0x0B as defined in the SPARC standard. The LDA/STA instructions are used to access the alternative address spaces. Table 2.6 shows the ASI usage for LEON 3FT

Table 2.6: ASI Usage

2.2.14 Power Down

The processor supports a power-down feature to minimize power consumption during idle periods. The power-down mode is entered by performing a WRASR instruction to %asr19:

wr %g0, %asr19 ! Write 0x0 to%asr19

During power-down, the pipeline is halted until the next interrupt occurs; therefore, this instruction should not be executed with interrupts disabled or the processor never wake up. Signals inside the processor pipeline and caches are then static, reducing power consumption from dynamic switching.

2.2.15 Processor Reset Operation

The processor is reset by asserting the RESET input for at least four clock cycles. **Table 2.7** indicates the reset values of the registers that are affected by the reset. All other registers either maintain their value or are undefined.

Table 2.7: Processor Reset Value

Code execution starts at address 0 following a reset.

2.2.16 Integer Unit SEU Protection

The SEU protection for the integer unit register file (RF) is implemented with a triple modular redundancy (TMR) scheme. When a data word in the register file is corrected, the corrected value is used during the execution of the current instruction, but not automatically written back to the register file. There is generally no need to perform data scrubbing (read/write operation) on the IU register file. During normal operation, the active part of the IU register file will be flushed to memory on each task switch. This causes all saved registers to be checked and corrected if necessary. Since most realtime operating systems perform several task switches per second, the data in the register file is frequently refreshed.

2.3 Floating Point Unit

The UT699E/UT700 SPARC V8 architecture is configured with the GRFPU from Frontgrade Gaisler. The high-performance GRFPU operates on single- and double-precision operands and implements all SPARC V8 FPU instructions except quad precision instructions. The FPU is interfaced to the LEON 3FT pipeline using a LEON 3FT-specific FPU controller (GRFPC) that allows FPU instructions to be executed simultaneously with integer instructions. Only in case of a data or resource dependency is the integer pipeline held. The GRFPU is fully pipelined and allows the start of one instruction each clock cycle, with the exception of FDIV and FSQRT, which can only be executed one at a time. The FDIV and FSQRT instructions are executed in a separate divide unit and do not block the GRFPU from performing other operations in parallel.

All instructions except FDIV and FSQRT have a latency of four clock cycles at instruction level. **Table 2.9** below shows the GRFPU instruction timing when used together with GRFPC. The GRFPU controller uses the SPARC deferred traps and the GRFPU deferred trap queue (FQ) can contain up to eight queued instructions when a GRFPU exception is taken. The register file for the GRFPU consists of thirty-two, 32-bit registers. In the UT699E/UT700, the register file has been implemented with SEU-hardened flip-flops and does not need SEU error detection or correction.

2.3.1 Floating Point Unit Functional Description

2.3.2 Floating Point Number Formats

GRFPU handles floating-point numbers in single or double precision format as defined in the IEEE754 standard with exception for denormalized numbers. See **Section 2.3.6** for more information on denormalized numbers.

2.3.3 Floating Point Operations

GRFPU supports four types of floating-point operations: arithmetic, compare, convert and move. The operations implement all FP instructions specified by SPARC V8 instruction set, and most of the operations defined in IEEE-754. All operations are summarized in **Table 2.8,** with their opcodes, operands, results and exception codes. Throughputs and latencies and are shown in **Table 2.8.**

Table 2.8: GRFPU Operations

CC - condition codes **UNF, NV, OF, UF, NX -** floating-point exceptions, see **section 2.3.4**

Arithmetic operations include addition, subtraction, multiplication, division and square-root. Each arithmetic operation can be performed in single or double precision formats. Arithmetic operations have one clock cycle throughput and a latency of four clock cycles, except for divide and square-root operations, which have a throughput of 16 - 25 clock cycles and latency of 16 - 25 clock cycles (see **Table 2.10**). Add, sub and multiply can be started on every clock cycle, providing high throughput for these common operations. Divide and square-root operations have lower throughput and higher latency due to complexity of the algorithms, but are executed in parallel with all other FP operations in a non-blocking iteration unit.

Table 2.9: Throughput and latency

* Throughput and latency are data dependent with two possible cases with equal statistical possibility.

Conversion operations execute in a pipelined execution unit and have throughput of one clock cycle and latency of four clock cycles. Conversion operations provide conversion between different floatingpoint numbers and between floatingpoint numbers and integers. Comparison functions offering two different types of quiet Not-a-Numbers (QNaNs) handling are provided. Move, negate and absolute value are also provided. These operations do not ever generate unfinished exception (unfinished exception is never signaled since compare, negate, absolute value and move handle denormalized numbers).

2.3.4 Exceptions

GRFPU detects all exceptions defined by the IEEE-754 standard. This includes detection of Invalid Operation (NV), Overflow (OF), Underflow (UF), Division-by-Zero (DZ) and Inexact (NX) exception conditions. Generation of special results such as NaNs and infinity is also implemented. Overflow (OF) and underflow (UF) is detected before rounding. If an operation underflows the result is flushed to zero (GRFPU does not support denormalized numbers or gradual underflow). A special Unfinished exception (UNF) is signaled when one of the operands is a denormalized number which is not handled by the arithmetic and conversion operations.

2.3.5 Rounding

All four rounding modes defined in the IEEE-754 standard are supported: round-to-nearest, round-to+inf, round-to--inf and round-to-zero.

2.3.6 Denormalized Numbers

Denormalized numbers are not handled by the GRFPU arithmetic and conversion operations. A system (microprocessor) with the GRFPU could emulate rare cases of operations on denormals in software using non-FPU operations. A special Unfinished exception (UNF) is used to signal an arithmetic or conversion operation on the denormalized numbers. Compare, move, negate and absolute value operations can handle denormalized numbers and do not raise the unfinished exception. GRFPU does not generate any denormalized numbers during arithmetic and conversion operations on normalized numbers. If the infinitely precise result of an operation is a tiny number (smaller than minimum value representable in normal format) the result is flushed to zero (with underflow and inexact flags set).

2.3.7 Non-Standard Mode

GRFPU can operate in a non-standard mode where all denormalized operands to arithmetic and conversion operations are treated as (correctly signed) zeroes. Calculations are performed on zero operands instead of the denormalized numbers obeying all rules of the floating-point arithmetic including rounding of the results and detecting exceptions.

2.3.8 Not-a-Number (NaN)

GRFPU supports handling of Not-a-Numbers (NaNs) as defined in the IEEE-754 standard. Operations on signaling NaNs (SNaNs) and invalid operations (e.g. inf/inf) generate the Invalid exception and deliver QNaN_GEN as result. Operations on Quiet NaNs (QNaNs), except for FCMPES and FCMPED, do not raise any exceptions and propagate QNaNs through the FP operations by delivering NaN-results according to Table 2.10. QNaN_GEN is 0x7fffe00000000000 for double precision results and 0x7fff_0000 for single precision results.

Table 2.10: Operations on NaNs

2.4 Floating Point Unit

The processor's L1 cache will cache addresses that are marked as cacheable. The cacheable address ranges are:

- PROM area : 0x0000_0000 0x1FFF_FFFF
- SRAM/SDRAM area: 0x4000_0000 0x7FFF_FFFF

Cache coherency is maintained using bus snooping. When the processor has a memory location in cache and the same memory location is updated by another bus master (PCI controller, Ethernet controller, SpaceWire controllers) then the corresponding cache line will be automatically invalidated by the processor. Cache coherency using snooping is only available for the data cache. If instructions that may be in the instruction cache are modified in external memory, then the L1 instruction cache needs to be flushed.

Compatibility note: The UT699 does not support bus snooping and does not automatically maintain cache coherency. Therefore, software written for the UT699 may force cache misses (using load alternate with ASI 0x01) when accessing shared memory areas. The UT699E/UT700 always fetches a full cache line on a cache miss. Code that makes use of ASI 0x01 for each load operation may cause an unnecessary large amount of misses and this leads to performance degradation.

2.4.1 Overview

The LEON 3FT microprocessor pipeline implements Harvard Architecture with separate instruction and data buses connected to two independent cache controllers. The instruction and data cache controllers each provide a four-way set associative cache. The way size is 4 Kbyte, divided into cache lines of 16 bytes of data. A cache line can be locked in the instruction or data cache to prevent it from being replaced by the replacement algorithm. The cache sub-system uses least recently used (LRU) replacement policy.

Cache ability for both caches is controlled through the AHB plug-and-play address information. The memory mapping for each AHB slave indicates whether the area is cacheable, and this information is used to statically determine which access will be treated as cacheable. This approach means that the cache ability mapping is always coherent with the current AHB configuration.

2.4.2 Instruction Cache

The instruction cache is implemented as a four-way set-associative cache with LRU replacement policy. Each way is 4 KB large and divided into cache lines of 32 bytes. Each line has a cache tag associated with it consisting of a tag field and valid bit for each 4-byte sub-block. On an instruction cache miss to a cacheable location, the instruction is fetched and the corresponding tag and data line are updated.

If instruction burst fetch is enabled in the cache control register (CCR), the cache line is filled from main memory starting at the missed address and until the end of the line. At the same time, the instructions are forwarded to the IU. If the IU cannot accept the streamed instructions due to internal dependencies or multi-cycle instruction, the IU is halted until the line fill is completed. If the IU executes a control transfer instruction (branch/CALL/JMPL/RETT/TRAP) during the line fill, the line fill will be terminated on the next fetch. If instruction burst fetch is enabled, instruction streaming is enabled even when the cache is disabled. In this case, the fetched instructions are only forwarded to the IU and the cache is not updated.

During cache line refill, incremental bursts are generated on the AHB bus.

If a memory access error occurs during a line fill with the IU halted, the corresponding valid bit in the cache tag will not be set. If the IU later fetches an instruction from the failed address, a cache miss occurs, triggering a new access to the failed address. If the error remains, an instruction access error trap (tt=0x01) will be generated.

2.4.3 Data Cache

The data cache is configured with four-ways of 4 KB 16 bytes/line and LRU replacement. On a data cache read-miss to a cacheable location, 16 bytes (one line) of data are loaded into the cache from main memory. The write policy for stores is write-through with no-allocate on a write miss. If a memory access error occurs during a data load, the corresponding valid bit in the cache tag will not be set and a data access error trap (tt=0x09) will be generated if the corresponding memory word is used by the software application.

2.4.4 Write Buffer

The write buffer (WRB) is capable of holding one single 8-bit, 16-bit, 32-bit, or 64-bit data to be written to the destination device. For half-word or byte stores, the stored data is replicated into proper byte alignment for writing to a wordaddressed device before being loaded into one of the WRB registers. The WRB is emptied prior to a load-miss cache-fill sequence to avoid any stale data from being written into the data cache.

Since the processor executes in parallel with the write buffer, a write error will not cause an exception to the store instruction. Depending on memory and cache activity, the write cycle may not occur until several clock cycles after the store instruction has completed. If a write error occurs, the currently executing instruction will take trap 0x2B.

Note: The 0x2B trap handler should flush the data cache, since a write hit would update the cache while the memory would keep the old value due the write error.

2.4.5 Instruction and Data Cache Tags

The instruction and data cache tags and shown in **Figure 2.5** and **Figure 2.6.**

Figure 2.5: Instruction Cache Tag Layout for 4KB per Way with 32 Bytes/line

Table 2.11: Instruction Cache Tag Layout for 4KB per Way with 32 Bytes/line Description

Figure 2.6: Data Cache Tag Layout for 4KB per Way with 16 Bytes/line

Table 2.12: Description of Data Cache Tag Layout for 4KB per Way with 16 Bytes/line

2.4.6 Cache Flushing

Both instruction and data caches are flushed by executing the FLUSH instruction. The entire instruction cache is also flushed by setting the FI bit in the cache control register (CCR) or by writing to any location with ASI=0x10. The entire data cache is also flushed by setting the FD bit in the CCR or by writing to any location with ASI=0x11. Cache flushing takes one cycle per cache line, during which, the IU will not be halted and the caches are disabled. When the flush operation is completed, the cache resumes the state (disabled, enabled or frozen) indicated in the cache control register. Diagnostic access to the cache is not possible during a FLUSH operation and will cause a data exception (*tt*=0x09), if attempted.

2.4.7 Data Cache Snooping

To keep the data cache synchronized with external memory, cache snooping can be enabled in the cache control register. When enabled, the data cache monitors write accesses on the AHB bus to cacheable locations. If any other AHB master writes to a cacheable location which is currently cached in the data cache, the corresponding cache line is marked as invalid, and causes a cache miss when accessed by the processor. This updates the data cache with the latest data from external memory.

2.4.8 Diagnostic Cache Access

Tags and data in the instruction and data cache can be accessed through ASI address space 0x0C, 0x0D, 0x0E and 0x0F by executing LDA and STA instructions. The ITAG and DTAG fields of the cache tag define the upper 20 bits of the address, while the twelve (12) least significant bits of the address correspond to the index of the cache set.

2.4.8.1 Diagnostic Reads of Instruction and Data Cache

Cache tags are read by executing an LDA instruction with ASI=0x0C for instruction cache tags and ASI=0x0E for data cache tags. A cache line and set are indexed by the address bits making up the cache offset and the least significant bits of the address bits making up the address tag. Similarly, the data sub-blocks may be read by executing an LDA instruction with ASI=0x0D for instruction cache data and ASI=0x0F for data cache data. The sub-block to be read in the indexed cache line and set is selected 64, the regaddr field of the LDA or STA instruction.

2.4.8.2 Diagnostic Writes to Instruction and Data Cache

Cache tags can be directly written to by executing a STA instruction with ASI=0xC for the instruction cache tags and ASI=0x0E for the data cache tags. The cache line and set are indexed by the address bits making up the cache offset and the least significant bits of the address bits making up the address tag. D[31:10] is written into the ATAG filed and the valid bits are written with D[7:0] of the write data for instruction cache and D[3:0] for data cache. Bit D[9] is written into the LRR bit (disabled) and D[8] is written into the lock bit (disabled). The data sub-blocks can be directly written by executing a STA instruction with ASI=0xD for the instruction cache data and ASI=0xF for the data cache data. The sub-block to be read in the indexed cache line and set is selected by A[4:2].

In four-way caches, the address of the tags and data of the ways are concatenated. The address of a tag or data is thus: ADDRESS = WAY & LINE & DATA & "00"

Examples: the tag for line 2 in way 1 of a 4x4 Kbyte cache with 16-byte line would be:

A[13:12] = 1 (WAY) A[11:5] = 2 (TAG) => TAG ADDRESS = 0x1040

The data of this line would be at addresses 0x1040 - 0x104C.

The context and parity bits for data and instruction caches can be read out via ASI 0xC - 0xF when the PS bit in the cache control register is set. The data will be organized as shown below.

$ASI = 0xC$ **ASI = 0xE**

ASI = 0xD ASI = 0xF

Figure 2.7: Data Cache Tag Diagnostic Access when CCR.PS = "1"

2.4.9 Cache Control Register

The operation of the instruction and data caches is controlled through a common Cache Control Register (CCR) is shown in **Figure 2.8.** The instruction cache can operate in the disabled, enabled, or frozen mode as configured by the Instruction Code State (ICS) field. The data cache can operate in the disabled or enabled modes, as configured in the Data Cache State (DCS) field. If disabled, no cache operation is performed and load and store requests are passed directly to the memory controller. If enabled, the cache operates as described above. In the frozen state, the cache is accessed and kept synchronized to the main memory as if it were enabled, but no new lines are allocated on read misses.

Table 2.13: ASI 0x02 (System Registers) Address Map

ASI = 0x02 CCR Offset = 0x00

Figure 1: Figure 2.8: Cache Control Register

Table 2.14: Cache Control Register Description

UT699E/UT700

Version #: 1.3.0 7/20/2021

If the DF or IF bit is set, the corresponding cache will be frozen when an asynchronous interrupt is taken. This can be beneficial in a real-time system to allow a more accurate calculation of worst-case execution time for a code segment. The execution of the interrupt handler will not evict any cache lines. When control is returned to the interrupted task, the cache state is identical to what it was before the interrupt. If a cache has been frozen by an interrupt, it can only be re-enabled by setting the DCS or ICS fields to the enabled state. This is typically done at the end of the interrupt handler before control is returned to the interrupted task.

ASI = 0x02

2.4.10 Error Protection

Each word in the cache tag or cache data is protected by four parity bits. An error during a cache access causes a cache line flush and a re-execution of the failing instruction. This ensures the complete cache line (tags and data) is refilled from external memory. For every detected error, the corresponding counter in the cache control register is incremented. The counters saturate at their maximum value of three and should be reset by software after reading the fields. The cache memory check bits can be diagnostically read by setting the PS bit in the cache control register and then performing a normal tag or data diagnostic read.

2.4.11 Cache Configuration Registers

The configuration of the two caches is defined in two registers: the instruction and data configuration registers. These registers are read-only and indicate the size and configuration of the caches.

Figure 2.9: Cache Configuration Register

4350 Centennial Blvd., Colorado Springs, CO 80907 • frontgrade.com • sales@frontgrade.com Page 52 of 292

Version #: 1.3.0 7/20/2021

Table 2.15: Description of Cache Configuration Register

All cache registers are accessed through load/store operations to the alternate address space (LDA/STA), using ASI = 0x02. **Table 2.16** below shows the register addresses. The following assembly instruction shows how to read any of the cache system registers.

lda %g1, [rr] 2 ! Load register%g1 with the contents of the ! Corresponding cache register

Where *rr* is 0x00, 0x08, or 0x0C. Following this instruction, the contents of the cache register whose address is *rr* will be loaded into global register%g1.

2.4.12 Software Consideration

After reset, the caches are disabled and the value of cache control register (CCR) is 0. Before the caches may be enabled, a flush operation must be performed to initialized (clear) the tags and valid bits. A suitable assembly sequence could be:

2.5 Memory Management Unit

A memory management unit (MMU) compatible with the SPARC V8 reference MMU can optionally be configured to operate in-line with the cache subsystem. For details on operation, see the SPARC V8 manual.

2.5.1 MMU ASI Usage

When the MMU is enabled, the following ASI mappings are added.

Table 2.16: MMU ASI Usage

2.5.2 Cache Operation

When the MMU is disabled, the caches operate normally with physical address mapping. When the MMU is enabled, the cache tags contain the virtual address and include an 8-bit context field. Because the cache is virtually tagged, no extra clock cycles are needed in the case of a cache load hit. In the case of a cache miss or store hit (write-through cache) at least two extra clock cycles are used if there is a translation look-aside buffer (TLB) hit. If there is a TLB miss, the page table must be traversed; resulting in up to four AMBA read accesses and one possible write-back operation.

2.5.3 MMU Registers

The following MMU registers are implemented.

Table 2.17: MMU Registers (ASI = 0x19)

2.5.3.1 MMU Control Register

The MMU control register is located in ASI 0x19 offset 0, and the layout can be seen in **Figure 2.10** and **Table 2.18.**

MMUCR Offset = 0x000

Figure 2.10: MMU Control Register

Table 2.18: Description of MMU Control Register

2.5.3.2 Context Point Register

The MMU context pointer register is located in ASI 0x19 offset 0x100 and the MMU context register is located in ASI 0x19 offset 0x200. They together determine the location of the root page table descriptor for the current context. Their definition follows the SRMMU specification in the SPARC V8 manual.

Figure 2.11: Context Pointer Register

Table 2.19: Description of Context Pointer Register

MMUCID Offset = 0x200

Figure 2.12: Context ID Register

Table 2.20: Description of Context ID Register

In the LEON 3FT, the context bits are OR'ed with the lower MMU context pointer bits when calculating the address, so one can use less context bits to reduce the size/alignment requirements for the context table. MMU fault status register.

2.5.3.3 Fault Status Register

The MMU fault status register is located in ASI 0x19 offset 0x300, and the definition follows the SRMMU specification in the SPARC V8 manual. The SPARC V8 specifies that the fault status register should be cleared on read, on the LEON 3FT only the FAV bit is cleared on read. The FAV bit is always set on error in the LEON 3FT implementation, so it can be used as a valid bit for the other fields.

MMUFSR Offset = 0x300

Figure 2.13: Fault Status Register

Table 2.21: Description of Fault Status Register

Table 2.22: Fault Type

2.5.3.4 Fault Address Register

The MMU fault address register is located in ASI 0x19 offset 0x400, and the definition follows the SRMMU specification in the SPARC V8 manual.

Figure 2.14: Fault Address Register

Table 2.23: Description of Fault Address Register

2.5.4 Transition Look-Aside Buffer (TLB)

The MMU is configured to use a separate TLB for instructions and data. The number of entries is eight for instructions and eight for data. The organization of the TLB and number of entries is not visible to the software and does not require any modification to the operating system.

2.6 LEON 3FT Storage Allocation

2.6.1 Integer Unit Register File

The integer Unit register file has one write port and two read ports, all 32-bit wide. The register file is protected with RAM blocks (Flip-Flops) in a TMR configuration.

2.6.2 Floating Point Unit (FPU) Register File

The FPU register file is protected with SEU hardened flip-flops.

2.6.3 Cache Memories

The following sections detail how cache information is stored in physical memory.

2.6.3.1 Instruction Cache Tags

The instruction tags are made up by 8 valid bits, 20 tag address bits, eight MMU context bits and four parity bits. A total of 40 bits are dedicated to each Instruction Cache line. There are a total of 128 instruction tags. Instruction cache tags have the following allocation.

Table 2.24: Instruction Cache Tags

2.6.3.2 Data Cache Tags

The data tags are made of one valid bit, 20 tag address bits, eight MMU context bits and four parity bits. A total of 33 bits are dedicated for each Data Cache line. There are a total of 256 data tags. Data cache tags have the following allocation.

Table 2.25: Data Cache Tags

2.6.3.3 Data Snoop Tags

The data snoop tags are made up by 20 tag address bits and one parity bit. A total of 21 bits are dedicated for each data snoop line. The bits are located as follows: tag address [19:0], parity [20].

2.6.3.4 Instruction and Data Cache Memory

The data part of the instruction and data caches consist of 32-data bits and four parity bits. The bits are allocated as follows:

Table 2.26: Data Cache Tags

Chapter 3: Memory Controller with EDAC

3.1 Overview

The memory controller provides a bridge between external memory and the AHB bus. The memory controller handles four types of devices: PROM, Asynchronous Static Ram (SRAM), Synchronous Dynamic Ram (SDRAM) and memory mapped Input/Output (I/O) devices. The PROM, SRAM and SDRAM areas can be EDAC-protected using a (39, 7) BCH code. The EDAC provides single-error correction and double-error detection for each 32-bit memory word.

The SDRAM area can optionally also be protected using Reed-Solomon coding. In this case, a 16-bit checksum is used for each 32-bit word and any two adjacent 4-bit (nibble) errors can be corrected.

The memory controller is configured through three configuration registers accessible via an APB bus interface. The external data bus can be configured in 8, 16, or 32-bit mode depending on application requirements. The controller decodes three address spaces on the AHB bus (PROM, I/O, and SRAM/SDRAM).

External chip-selects are provided for two PROM banks, one I/O bank, five SRAM banks and two SDRAM banks. **Figure 3.1** below shows how the notional connection to the different device types is made.

Figure 3.1: FTMCTRL Connected to Different Types of Memory Devices

3.2 PROM Access

A read access to PROM consists of two data cycles and between 0 and 30 wait states. The read data (and optional EDAC check-bits CB[6:0]) are latched on the rising edge of the clock on the last data cycle. On non-consecutive accesses, a lead-out cycle is added after a read cycle to prevent bus contention due to slow turn-off time of PROM devices. See **Section 3.16** for timing diagram examples of PROM accesses.

3.3 Memory Mapped I/O

Accesses to I/O have similar timing to the PROM accesses. The I/O select ($\overline{1OS}$) and output enable (\overline{OE}) signals are delayed one clock to allow for a stable address before it is asserted. See Section 3.16 for timing diagram examples of I/O accesses.

3.4 SRAM Access

The SRAM area is divided up to five RAM banks. The size of banks 1-4 (RAMS[3: 0]) is programmed in the RAM bank-size field (MCFG2[12:9]) and can be set in binary steps from 8 Kbyte to 256 Mbyte.

The fifth bank (RAMS[4]) decodes the upper 512 Mbyte. A read access to SRAM consists of two data cycles and between zero and three waitstates. The read data (and optional EDAC check-bits CB[6:0]) are latched on the rising edge of the clock on the last data cycle. Accesses to RAMS[4] can further be stretched by de-asserting BRDY until the data is available. On non-consecutive accesses, a lead-out cycle is added after a read cycle to prevent bus contention due to slow turn-off time of memories. See Section 3.16 for timing diagram examples of SRAM accesses.

For read accesses to RAMS[4: 0], a separate output enable signal, RAMOE[n] is provided for each RAM bank and only asserted when that bank is selected. A write access is similar to the read access, but takes a minimum of three cycles.

Each byte lane has an individual write strobe to allow efficient byte and half-word writes. If the memory uses a common write strobe for the full 16 or 32-bit data, the read-modify-write bit MCFG2 should be set to enable read-modify-write cycles for sub-word writes. See Section 3.16 for timing diagram examples of SRAM accesses.

3.5 8-bit and 16-bit PROM and SRAM Access

To support applications with low memory and performance requirements efficiently, the SRAM and PROM areas can be individually configured for 8-bit or 16-bit operation by programming the ROM and RAM size fields in the memory configuration registers. Since read access to memory is always done on 32-bit word basis, read access to 8-bit memory is transformed in a burst of four read cycles while access to 16-bit memory generates a burst of two 16-bits reads. During writes, only the necessary bytes will be written. The following figures show interface examples with 8-bit, 16-bit, and 32-bit PROM and SRAM.

The read-modify-write (RM) bit in MCFG2 must **NOT** be set if RAM EDAC is disabled when RAM width is set to 8-bit.

If the PROM is configured in 8-bit mode, EDAC protection is provided in a similar way as for the SRAM memory described above. The difference is that write accesses are not being handled automatically. Instead, write accesses must only be performed as individual byte accesses by the software, writing one byte at a time, and the corresponding checkbit byte must be calculated and be written to the correct locations by the software.

An additional lead-out cycle (i.e. 2 in total) is added to writes in the PROM area. In 8-bit mode, the additional cycle is added to the last of the consecutive.

Version #: 1.3.0 7/20/2021

Figure 3.3: 16-bit Memory Interface Example

CB D Δ 32-bit PROM ROMS[0] A **CS PROM** ROMOE[4:0] D **OE** C_B **WRITE** WE $CR[7:0]$ Memory Controller 32-bit RAM RAMS[4:0] $\overline{\mathsf{C}}$ A RAMOE[4:0] **OE SRAM** D $D[31:0]$ **WE CB** RWE[3:0] $CB[7:0]$ ADDR[27:0] DATA[31:0] CB[7:0]

In 8-bit mode, the PROM/SRAM devices should be connected to the data bus DATA[31:24]. The LSB address bus should be used for addressing (ADDR[25:0]). In 16-bit mode, DATA[31:16] should be used as data bus and ADDR[26:1] as address bus. EDAC protection is not available in 16-bit mode.

3.6 8-bit and 16-bit I/O Accesses

Similar to the PROM/SRAM areas, the I/O area can also be configured to 8-bit or 16-bit mode. However, the I/O device will not be accessed by multiple 8/16 bit accesses as the memory areas, but only with one single access just as in 32-bit mode. To access an I/O device on an 8-bit bus, LDUB/STB instructions should be used. To access an I/O device on a 16-bit bus, LDUH/STH instructions should be used.

3.7 Burst Cycles

To improve the bandwidth of the memory bus, accesses to consecutive addresses can be performed in burst mode. Burst transfers will be generated when the memory controller is accessed using an AHB burst request. These include instruction cache-line fills, double loads and double stores. The timing of a burst cycle is identical to the programmed basic cycle with the exception that during read cycles, the lead-out cycle will only occur after the last transfer. Burst cycles will not be generated to the I/O area.

3.8 SDRAM Access

3.8.1 General

Synchronous Dynamic RAM (SDRAM) access is supported to two banks of PC100/PC133 compatible devices. The SDRAM controller supports 64 MB, 256 MB and 512 MB devices with 8-12 columnaddress bits and up to 13 row-address bits. The size of the two banks can be programmed in binary steps between 4 Mbyte and 512 Mbyte. The SDRAM controller operation is controlled through MCFG2 and MCFG3. A 32-bit data bus width is supported that can interface 64-bit DIMM modules. The memory controller can be configured to use either a shared or separate bus connecting the controller and SDRAM devices. See Section 3.17 for timing diagram examples of SDRAM accesses.

3.8.2 Address Mapping

Two SDRAM chip-select signals are used for address decoding. SDRAM is memory mapped into the upper half of the RAM area (0x60000000+) by setting the DE bit to 1 and SI bit to 0 in memory configuration Register 2 (MCFG2). SDRAM is memory mapped into the lower half of the RAM area (0x40000000+) by setting the DE bit to 1 and SI bit to 1 in the MCFG2 register.

3.8.3 Initialization

When the SDRAM controller is enabled, it automatically performs the SDRAM initialization sequence of one PRECHARGE command, eight AUTO-REFRESH command and LOAD-MODE-REG command on both banks simultaneously. The controller programs the SDRAM to use line burst on read and single location access on write.

3.8.4 Configurable SDRAM Timing Parameters

To provide optimum access cycles for different SDRAM devices (and at different frequencies), three SDRAM parameters can be programmed via MCGF2: TCAS, TRP and TRFC. The value of these fields affect the SDRAM timing as described in **Table 3.1**.

Table 3.1: SDRAM Programmable Minimum Timing Parameters

If the TCAS, TRP and TRFC are programmed such that the PC100/133 specifications are fulfilled, the remaining SDRAM timing parameters will also be met. The **Table 3.2** below shows typical settings for 100 and 133 MHz operation and the resulting SDRAM timing (in ns).

Table 3.2: SDRAM Programmable Minimum Timing Parameters

3.9 Refresh

The SDRAM controller contains a refresh function that periodically issues an AUTO-REFRESH command to both SDRAM banks. The period between the commands (in clock periods) is programmed in the refresh counter reload field in the MCFG3 register. Depending on SDRAM type, the required period is typically 7.8 or 15.6ms (corresponding to 780 or 1560 clocks at 100 MHz). The generated refresh period is calculated as follows:

refresh period = ((reload value) + 1) / sysclk

The refresh function is enabled by setting bit 31 in MCFG2.

3.9.1 SDRAM Commands

The controller can issue three SDRAM commands by writing to the SDRAM command field in MCFG2: PRE-CHARGE, AUTO-REFRESH and LOAD-MODE-REG (LMR). If the LMR command is issued, the CAS delay as programmed in MCFG2 will be used and remaining fields are fixed: page read burst, single location write, and sequential burst. The command field clears after a command has been executed. When changing the value of the CAS delay, a LOAD-MODE-REGISTER command should be generated at the same time.

Note: When issuing SDRAM commands, the SDRAM refresh must be disabled.

3.9.2 Read Cycles

A read cycle is started by performing an ACTIVATE command to the desired bank and row, followed by a READ command after the programmed CAS delay. A read burst is performed if a burst access has been requested on the AHB bus. The read cycle is terminated with a PRE-CHARGE command; no banks are left open between two accesses.

3.9.3 Write Cycles

Write cycles are performed similarly to read cycles, but WRITE commands are issued after activation. A write burst on the AHB bus generates a burst of write commands without idle cycles in between.

3.9.4 Address Bus

The memory controller uses a common address bus for PROM, I/O, SRAM and SDRAM. SDRAM connected to the address bus should use ADDR[14:2] for the row select and ADDR[16:15] for the bank select.

3.9.5 Data Bus

The memory controller uses a common address bus for PROM, I/O, SRAM and SDRAM. The SDRAM uses a 32-bit data bus and can access a 64-bit SDRAM at half the data capacity.

3.9.6 Clocking

The SDRAM memory is clocked by the SDCLK output. This output is in phase with the internal system clock and provides the maximum margin for setup and hold on the external signals. The SDCLK output will be available as long as the system clock is operating.

3.9.7 Initialization

Each time the SDRAM is enabled (by setting bit 14 in MCFG2), an SDRAM initialization sequence will be sent to both SDRAM banks. The sequence consists of one PRECHARGE command, eight AUTOREFRESH commands and one LOAD-COMMAND-REGISTER command.

3.9.8 SDDQM[3:0] Control Signals

When the SDRAM is in use, the LEON processor's SDDQM control signals must be connected to the corresponding Data Input/output Mask (DQM) signals of the SDRAM; SDDQM[3] corresponds to DATA[31:24], SDDQM[2] corresponds to DATA[23:16], SDDQM[1] corresponds to DATA[15:8], SDDQM[0] corresponds to DATA[7:0]. Any SDDQM[3:0] signals can be used for CB[15:8] and CB[7:0]. The SDDQM[3:0] control signals with EDAC disabled permit the memory controller (FTMCTRL) sub-word write operation. In EDAC mode, the FTMCTRL adopts read-modify-write operation with the SDDQM control signals to enable the generation of the required check bits.

3.10 Memory EDAC

3.10.1 BCH EDAC

The FTMCTRL is provided with an error detection and correction (EDAC) controller that can correct one-bit-error and detect two-bit-errors in a 32-bit word. For each word, a 7-bit checksum is generated according to the equations below. A correctable error will be handled transparently by the memory controller but will add one waitstate to the access. If an uncorrectable error (double-error) is detected, the current AHB cycle will end with an error response. The EDAC can be used during access to PROM, SRAM, and SDRAM areas by setting the corresponding EDAC enable bits in the MCFG3 register. The equations below show how the EDAC checkbits are generated:

CB0 = D0 ^ D4 ^ D6 ^ D7 ^ D8 ^ D9 ^ D11 ^ D14 ^ D17 ^ D18 ^ D19 ^ D21 ^ D26 ^ D28 ^ D29 ^ D31 CB1 = D0 ^ D1 ^ D2 ^ D4 ^ D6 ^ D8 ^ D10 ^ D12 ^ D16 ^ D17 ^ D18 ^ D20 ^ D22 ^ D24 ^ D26 ^ D28 CB2 = D0 ^ D3 ^ D4 ^ D7 ^ D9 ^ D10 ^ D13 ^ D15 ^ D16 ^ D19 ^ D20 ^ D23 ^ D25 ^ D26 ^ D29 ^ D31 $\overline{CB3}$ = D0 ^ D1 ^ D5 ^ D6 ^ D7 ^ D11 ^ D12 ^ D13 ^ D16 ^ D17 ^ D21 ^ D22 ^ D23 ^ D27 ^ D28 ^ D29 CB4 = D2 ^ D3 ^ D4 ^ D5 ^ D6 ^ D7 ^ D14 ^ D15 ^ D18 ^ D19 ^ D20 ^ D21 ^ D22 ^ D23 ^ D30 ^ D31 CB5 = D8 ^ D9 ^ D10 ^ D11 ^ D12 ^ D13 ^ D14 ^ D15 ^ D24 ^ D25 ^ D26 ^ D27 ^ D28 ^ D29 ^ D30 ^ D31 CB6 = D0 ^ D1 ^ D2 ^ D3 ^ D4 ^ D5 ^ D6 ^ D7 ^ D24 ^ D25 ^ D26 ^ D27 ^ D28 ^ D29 ^ D30 ^ D31

If the memory is configured in 8-bit mode, the EDAC checkbit bus (CB[7:0]) is not used, but it is still possible to use EDAC protection. This is done by allocating the top 20% of the memory bank to the EDAC checksums. If the EDAC is enabled, a read access reads the data bytes from the nominal address and the EDAC checksum from the top part of the bank. A write cycle is performed the same way in the SRAM memory region. In this way, 80% of the bank memory is available as program or data memory while the top 20% is used for check bits. The size of the memory bank is determined from the settings in MCFG1 and MCFG2. The EDAC cannot be used on memory areas configured in 16-bit mode.

The operation of the EDAC can be tested trough the MCFG3 register. If the WB (write bypass) bit is set, the value in the TCB field replaces the normal checkbits during memory write cycles. If the RB (read bypass) is set, the memory checkbits of the loaded data will be stored in the TCB field during memory read cycles.

Note:

1. When the EDAC is enabled, the RMW bit in memory configuration register 2 must be set.

In the PROM memory region, checkbit bytes are written using external tools, MKPROM2 and GRMON2.

3.10.2 Reed-Solomon EDAC

The Reed-Solomon EDAC provides block error correction and is capable of correcting up to two 4-bit nibble errors in a 32 bit data word or 16-bit checksum. The Reed-Solomon EDAC can be enabled for the SDRAM area only and uses a 16-bit checksum. Operation and timing is identical to the BCH EDAC with the pipeline option enabled. The Reed-Solomon EDAC is enabled by setting the RSE and RE bits in MCFG3 and the RMW bit in MCFG2.

The Reed-Solomon data symbols are 4-bit wide, represented as GF(2^4). The basic Reed-Solomon code is a shortened RS(15, 13, 2) code, represented as RS(6, 4, 2). It has the capability to detect and correct a single symbol error anywhere in the codeword. The EDAC implements an interleaved RS(6, 4, 2) code where the overall data is represented as 32 bits and the overall checksum is represented as 16 bits. The codewords are interleaved nibble-wise. The interleaved code can correct two 4-bit errors when each error is located in a nibble and not in the same original RS(6, 4, 2) codeword.

The Reed-Solomon RS(15, 13, 2) code has the following definition:

- there are 4 bits per symbol;
- there are 15 symbols per codeword;
- the code is systematic;
- the code can correct one symbol error per codeword;
- the field polynomial is: $f(x) = x4 + x + 1$
- the code generator polynomial is: $g(x)$ = Π $_{i=0}^8$ $(x + a^i)$ = Σ^2_j = 0 Bj \cdot x^j (for which the highest power of x is stored first)
- a codeword is defined as 15 symbols: **c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14** *where c0 to c12 represent information symbols and c13 to c14 represent check symbols.*

The shortened and interleaved RS(6, 4, 2) code has the following definition:

• the codeword length is shortened to 4 information symbols and 2 check symbols and as follows:

$c0 = c1 = c2 = c3 = c4 = c5 = c6 = c7 = c8 = 0$

where the above information symbols are suppressed or virtually filled with zeros;

- two codewords are interleaved (i.e. interleaved depth I=2) with the following mapping to the 32-bit data and 16-bit checksum, were ci,j is a symbol with codeword index i and symbol index j:
	- $-$ c0,9 = DATA[31:28]
	- $c1,9 =$ DATA[27:24]
	- $-$ c0,10 = DATA[23:20]
	- $c1,10 =$ DATA $[19:16]$
	- $-$ c0,11 = DATA $[15:12]$
	-
	- $c1,11 = \text{DATA}[11:8]$
	- $-$ c0,12 = DATA[7:4]
	- $c1,12 =$ DATA $[3:0]$
	- $-$ c0,13 = CB[15:12]
	- $c1,13 = CB[11:8]$
	- $-$ c0,14 = CB[7:4]
	- $c1,14 = CB[3:0]$

Note: The Reed-Solomon EDAC ONLY supports 32-bit wide SDRAM buses.

3.10.3 EDAC Error Reporting

An un-correctable EDAC error results in an AHB error response. The initiating AHB master will be notified of the error and take corresponding action. If the master was the LEON 3FT microprocessor, an instruction or data error trap will be taken (see Section **Chapter 2:**). The AHB error response will also be registered in the AHB status register. Correctable EDAC errors are handled transparently and are not visible on the AHB bus. They are registered in the AHB status register through the use of a sideband signal. This can be used for providing an external scrubbing mechanism and/or error statistics. The correctable error signal is connected to the AHB status register which monitors the correctable error signal and error responses on the bus. Please see the AHB status register section for more information.

3.11 Using BRDY

The BRDY signal can be used to stretch access cycles to the PROM and I/O areas and the SRAM area decoded by RAMS[4]. The accesses will always have at least the pre-programmed number of waitstates as defined in registers MCFG1 and MCFG2 but will be further stretched until BRDY is asserted. BRDY should be asserted in the cycle preceding the last one. If bit 29 in MCFG1 is set, BRDY can be asserted asynchronously with the system clock. In this case, the read data must be kept stable until the de-assertion of OE/RAMOE. BRDY must be asserted for at least 1.5 clock cycles. The use of BRDY can be enabled separately for the PROM, I/O and RAMS[4] areas. It is recommended that BRDY remain asserted until the corresponding chip select signal is de-asserted to ensure that the access has been properly completed and to avoid a datapath stall. See **Section 3.16** for timing diagram examples with BRDY .

3.12 Access Errors

An access error can be signaled by asserting the BEXC signal which is sampled with the data. If the usage of BEXC is enabled in register MCFG1, an error response generates on the internal AHB bus. BEXC can be enabled or disabled through register MCFG1 and is active for all areas (PROM, I/O an RAM). For writes, it is sampled on the last rising edge before chip select is de-asserted which is controlled by means of waitstates or bus ready signaling. BEXC is only sampled in the last access for 8bit mode for RAM and PROM. When four bytes are written for a word access to 8-bit wide memory BEXC is only sampled in the last access with the same timing as a single access in 32-bit mode. See **Section 3.16** for timing diagram examples using BEXC.

3.13 Attaching an External DRAM Controller

To attach an external DRAM controller, RAMS[4] should be used since it allows the cycle time to vary through the use of BRDY. In this way, delays can be inserted as required for opening of banks and refresh.

3.14 Registers

The core is programmed through registers mapped into APB address space.

Table 3.3: FTMCTRL Memory Controller Registers

3.14.1 Memory Configuration Register 1 (MCFG1)

Memory configuration register 1 is used to program the timing of ROM and I/O accesses.

MCFG 1 MCFG 1 Address = 0x8000_0000

Figure 3.5: Memory Configuration Register 1

Table 3.4: Description of Memory Configuration Register 1

UT699E/UT700

Bescription

Version #: 1.3.0 7/20/2021

3.14.2 Memory Configuration Register 2 (MCFG2)

Memory configuration register 2 is used to control the timing of the SRAM and SDRAM.

MCFG2 Address = 0x8000_0004

Figure 3.6: Memory Configuration Register 2

Table 3.5: Description of Memory Configuration Register 2

UT699E/UT700

Version #: 1.3.0 7/20/2021

3.14.3 Memory Configuration Register 3 (MCFG3)

MCFG3 contains the reload value for the SDRAM refresh counter and to control and monitor the memory EDAC. It also contains the configuration of the register file EDAC.

MCFG3 Address = 0x8000_0008

Figure 3.7: Memory Configuration Register 3

Table 3.6: Description of Memory Configuration Register 3

3.14.4 Memory Configuration Register 4 (MCFG4)

MCFG4 provides the means to insert Reed-Solomon EDAC errors into memory for diagnostic purposes.

Figure 3.8: Memory Configuration Register 4

Table 3.7: Description of Memory Configuration Register 4

3.15 Boot Strap Configuration

Upon power up or external RESET, GPIO[2] is configured as an input and a high logic level seen on this pin when RESET goes high configures the PROM to operate with EDAC enable. Upon power up or external RESET, GPIO[1:0] is configured as an input and the following logic level combinations on each pin when RESET goes high to configure the PROM data width:

Table 3.8: Logic Level Combinations

3.16 PROM, SRAM and Memory Mapped I/O Timing Diagrams

This section shows typical timing diagrams for PROM, SRAM and I/O accesses. These timing diagrams are functional, and are intended to show the relationship between control signals and SDCLK. The actual value of the timing parameters can be found in Chapter 4 of the UT699E/UT700 datasheet.

Figure 3.9: PROM and SRAM 32-bit Read

Figure 3.10: PROM and SRAM 32-bit Read Cycle Consecutive

Version #: 1.3.0 7/20/2021

Figure 3.11: PROM and SRAM 32-bit Read Cycle with Waitstates and BRDY

Figure 3.12: PROM and SRAM 32-bit Read Cycle with Waitstates and Asynchronous BRDY

Version #: 1.3.0 7/20/2021

Figure 3.14: PROM and SRAM 8-bit Read Cycle

Version #: 1.3.0 7/20/2021

Figure 3.15: PROM and SRAM 32-bit Write Cycle on a 32-bit Bus

Figure 3.16: PROM and SRAM 16-bit Write Cycle on a 16-bit Bus * ADDR[27:0] and DATA[31:24] and RWE[0] are used for 8-bit bus architecture.

Version #: 1.3.0 7/20/2021

Figure 3.17: Memory Mapped I/O 32-bit Read Cycle

Version #: 1.3.0 7/20/2021

Figure 3.19: Memory Mapped I/O 8-bit Read Cycle

Figure 3.20: Memory Mapped I/O 32-bit Write Cycle

* ADDR[27:0] and Data[31:24] are used for 16-bit I/O bus configurations. ADDR[27:0] and DATA[31:24] for 8-bit I/O bus configurations.

3.17 SDRAM Timing Diagram

This section shows typical timing diagrams for PROM, SRAM and I/O accesses. These timing diagrams (**Figure 3.21** and **Figure 3.22**) are functional and are intended to show the relationship between control signals and SDCLK. The actual values of the timing parameters can be found in Section 4 of the UT699E/UT700 datasheet.

Figure 3.21: SDRAM Read Cycle

Figure 3.22: SDRAM Write Cycle

Chapter 4: AHB Status Registers

4.1 Overview

The AHB status registers store information about AHB accesses triggering an error response. There is a status register (AHB-STAT) and a failing address register (AHBADDR). Both are contained in a module accessed from the APB bus.

4.2 Operation

The AHB status module monitors AHB bus transactions and stores the current HADDR, HWRITE, HMASTER and HSIZE internally. It is automatically enabled after power-on reset and monitors the AHB bus until an error response (HRESP = "01") is detected. When the error is detected, the status and address register content is frozen and the New Error (NE) bit is set to one. At the same time interrupt 1 is generated. To start monitoring the bus again, the NE bit must be cleared by software.

The status registers are also frozen when the memory controller signals a correctable error even though HRESP is "00" in this case. The software can then scrub the corrected address in order to prevent error build-up and un-correctable multiple errors.

4.3 Correctable Errors

Error responses on the AHB bus can be detected. The FT memory controller has a correctable error signal which is asserted each time a correctable error is detected. When such an error is detected, the effect will be the same as for an AHB error response. The only difference is that the Correctable Error (CE) bit in the status register is set to one when a correctable error is detected.

When the CE bit is set the interrupt routine can acquire the address containing the correctable error from the failing address register and correct it. Clearing the NE bit resets the CE bit and the monitoring becomes active again. Interrupt handling is described in detail in the following section.

4.4 Interrupts

The interrupt is connected to the interrupt controller to inform the processor of the error condition. The normal procedure is that an interrupt routine handles the error with the aid of the information in the status registers. When it is finished it resets the NE bit and the monitoring becomes active again. Interrupts are generated for both AMBA error responses and correctable errors as described above.

4.5 Registers

Figure 4.1 and **Figure 4.2** show the status register and failing address register. The registers are accessed from the APB bus.

Figure 4.1: AHB Status Register

Table 4.1: AHB Status Register Description

Figure 4.2: AHB Failing Address Register

Table 4.2: Description of AHB Failing Address Register

Chapter 5: Interrupt Controller

5.1 Overview

The interrupts generated by on-chip units are all forwarded to the interrupt controller. The controller core then propagates the interrupt with highest priority to the LEON 3FT microprocessor.

5.1.1 Interrupt Prioritization

The interrupt controller receives all on-chip interrupts. Each interrupt can be assigned to one of two levels (0 or 1) as programmed in the interrupt level register. Level 1 has higher priority than level 0. The interrupts are prioritized within each level with interrupt 15 having the highest priority and interrupt 1 the lowest. The highest interrupt from level 1 is forwarded to the processor. If no unmasked pending interrupt exists on level 1, then the highest unmasked interrupt from level 0 forwards.

Interrupts are prioritized at system level while masking and forwarding of interrupts is done for each processor separately. Each processor in a multi-processor system has separate interrupt mask and force registers. When an interrupt is signaled on the AMBA bus, the interrupt controller prioritizes interrupts, perform interrupt masking for each processor according to the mask in the corresponding mask register, and forward the interrupts to the processors.

Figure 5.1: Interrupt Controller Block Diagram

When the processor acknowledges the interrupt, the corresponding pending bit automatically clears. Interrupt can also be forced by setting a bit in the interrupt force register. In this case, the processor acknowledgement clears the force bit rather than the pending bit. After reset, the interrupt mask register is set to all zeros while the remaining control registers are undefined.

Note: Interrupt 15 cannot be masked by the LEON 3FT microprocessor and should be used with care as most operating systems do not safely handle this interrupt.

5.1.2 Interrupt Allocation

Table 5.1 indicates the interrupt assignment in the UT699E/UT700.

Table 5.1: Interrupt Assignment

5.2 Registers

Table 5.2 shows the Interrupt Controller registers. The base address of the registers is 0x80000200.

Table 5.2: IRQ Controller Register

Version #: 1.3.0 7/20/2021

5.2.1 Interrupt Level Register

Figure 5.2: Interrupt Level Register

Table 5.3: Description of Interrupt Level Register

5.2.2 Interrupt Pending Register

Figure 5.3: Interrupt Pending Register

Version #: 1.3.0 7/20/2021

Table 5.4: Description of Interrupt Pending Register

5.2.3 Interrupt Force Register

Figure 5.4: Interrupt Force Register

Table 5.5: Description of Interrupt Force Register

5.2.4 Interrupt Clear Register

Figure 5.5: Interrupt Clear Register

Table 5.6: Description of Interrupt Clear Register

5.2.5 Interrupt Status Register

Figure 5.6: Interrupt Status Register

Version #: 1.3.0 7/20/2021

Table 5.7: Description of Interrupt Status Register

5.2.6 Interrupt Mask Register

Figure 5.7: Interrupt Mask Register

Table 5.8: Description of Interrupt Mask Register

Version #: 1.3.0 7/20/2021

5.2.7 Extended Interrupt Acknowledge Register

Figure 5.8: Extended Interrupt Acknowledge Register

Table 5.9: Description of Extended Interrupt Acknowledge Register

Chapter 6: UART with APB Interface

6.1 Overview

A UART is provided for serial communications. The UART supports data frames with eight data bits, one optional parity bit, and one stop bit. To generate the bit-rate, the UART has a programmable 12-bit clock divider. Two 8-byte FIFOs are used for the data transfers between the bus and UART. Figure 6.1 shows a block diagram of the UART.

6.2 Operation

6.2.1 Transmitter Operation

The transmitter is enabled through the TE bit in the UART control register UARTCTR. Data that is to be transferred is stored in the transmitter FIFO by writing to the data register UARTDTR [7:0]. When ready to transmit, data is transferred from the transmitter FIFO to the transmitter shift register and converted to a serial stream on the transmitter serial output pin (TXD). It automatically sends a start bit followed by eight data bits, an optional parity bit, and one stop bit (**Figure 6.2**). The least significant bit of the data is sent first.

Figure 6.2: UART Data Frames

Version #: 1.3.0 7/20/2021

Following the transmission of the stop bit, if a new character is not available in the transmitter FIFO, the transmitter serial data output remains high and the transmitter shift register empty bit (TS) is set in the UART status register. Transmission resumes and the TS is cleared when a new character is loaded into the transmitter FIFO. When the FIFO is empty, the TE bit is set in the status register UARTSTR. If the transmitter is disabled, it immediately stops any active transmissions including the character currently being shifted out from the transmitter shift register. The transmitter holding register may not be loaded when the transmitter is disabled or when the transmitter FIFO is full. If this is done, data might be overwritten and one or more frames lost.

The TF status bit (not to be confused with the TF control bit) is set if the transmitter FIFO is currently full and the TH bit is set as long as the FIFO is less than half-full, i.e. *less* than half of entries in the FIFO contain data. The TF control bit in the control register UARTCTR enables FIFO interrupts when set. The status register also contains a counter (TCNT) showing the current number of data entries in the transmitter FIFO.

6.2.2 Receiver Operation

The receiver is enabled for data reception through the receiver enable (RE) bit in the UART control register. The receiver looks for a high to low transition of a start bit on the receiver serial data input pin. If a transition is detected, the state of the serial input is sampled a half bit clock later. If the serial input is sampled high, the start bit is invalid and the search for a valid start bit continues. If the serial input is still low, a valid start bit is assumed and the receiver continues to sample the serial input at one bit time intervals (at the theoretical center of the bit) until the proper number of data bits and the parity bit have been assembled and one stop bit has been detected. The serial input is shifted through an 8-bit shift register where all bits need the same value before the new value is taken into account, effectively forming a low-pass filter with a cut-off frequency of 1/8 system clock.

The receiver also has a 8-byte receiver FIFO identical to the transmitter. FIFO data from the receiver FIFO is removed by reading the data register UARTDTR [7:0].

During reception, the least significant bit is received first. The data is then transferred to the receiver FIFO and the data ready (DR) bit is set in the UART status register as soon as the FIFO contains at least one data frame. The parity, framing and overrun error bits are set at the received byte boundary at the same time as the receiver ready bit is set. The data frame is not stored in the FIFO if an error is detected. Also, the new error status bits are OR'd with the old values before they are stored into the status register. Thus, they are not cleared until written to with zeros from the APB bus. If both the receiver FIFO and shift registers are full when a new start bit is detected, then the character held in the receiver shift register is lost and the overrun bit is set in the UART status register.

The RF status bit (not to be confused with the RF control bit) is set when the receiver FIFO is full. The RH status bit is set when the receiver FIFO is half-full (at least half of the entries in the FIFO contain data frames). The RF control bit in the control register UARTCTR enables receiver FIFO interrupts when set. A RCNT field is also available showing the current number of data frames in the FIFO.

6.3 Baud Rate Generation

Each UART contains a 12-bit down-counting scalar to generate the desired baud-rate. The scalar is clocked by the system clock and generates a UART tick each time it underflows. It is reloaded with the value of the UART scalar reload register after each underflow. The resulting UART tick frequency should be eight times the desired baud-rate.

SCALER_RELOAD_VALUE = SYS_CLK / (BAUD_RATE*8)

6.3.1 Loop Back Mode

If the LB bit in the UART control register is set, the UART is in loop back mode. In this mode, the transmitter output is internally connected to the receiver input. It is then possible to perform loop back tests to verify operation of receiver, transmitter and associated software routines. In this mode, the outputs remain in the inactive state, in order to avoid sending out data.

6.3.2 Interrupt Generation

Two different kinds of interrupts are available: normal interrupts and FIFO interrupts. For the transmitter, normal interrupts are generated when transmitter interrupts are enabled (TI), the transmitter is enabled and the transmitter FIFO goes from containing data to being empty. FIFO interrupts are generated when the FIFO interrupts are enabled (TF), transmissions are enabled (TE) and the UART is less than half-full, i.e. whenever the TH status bit is set. This is a level interrupt and the interrupt signal is continuously driven high as long as the condition prevails. The receiver interrupts work in the same way. Normal interrupts are generated in the same manner as for the holding register. FIFO interrupts are generated when receiver FIFO interrupts are enabled, the receiver is enabled and the FIFO is half-full. The interrupt signal is continuously driven high as long as the receiver FIFO is half-full (at least half of the entries contain data frames).

6.4 UART Registers

The APB UART is controlled through four registers mapped into APB address space. UART registers are mapped as follows:

Table 6.1: APB UART Register

6.4.1 UART Data Register

The UART data register provides access to the receiver and transmit FIFO register. The transmitter FIFO is accessed by writing to the data register. The receiver FIFO is accessed by reading the data register.

Figure 6.3: UART Data Register

Table 6.2: Description of UART Data Register

6.4.2 UART Status Register

The UART Status Register provides information about the state of the FIFO's and error conditions.

Figure 6.4: UART Status Register

Version #: 1.3.0 7/20/2021

Version #: 1.3.0 7/20/2021

Table 6.3: Description of UART Status Register

6.4.3 UART Control Register

The UART Control Register is used to enable the transmitter and receiver and control how interrupts are generated.

UARTCTR Address = 0x8000_0108

Figure 6.5: UART Control Register

Version #: 1.3.0 7/20/2021

Table 6.4: Description of UART Control Register

Version #: 1.3.0 7/20/2021

6.4.4 UART Scaler Register

UARTSCR Address = 0x8000_010C

Figure 6.6: UART Scalar Register

Table 6.5: Description of UART Scalar Register

Chapter 7: Timer Unit

7.1 Overview

The Timer Unit implements a 12-bit prescaler and four 32-bit decrementing timers. The timer unit registers are accessed through the APB bus. The unit is capable of asserting an interrupt when a timer underflows. A separate interrupt is available for each timer.

Figure 7.1: Timer Unit Block Diagram

7.2 Operation

The prescaler is clocked by the system clock and decremented on each clock cycle. When the prescaler underflows, it is reloaded from the prescaler reload register and a timer tick is generated. Timers share the decrementer to save area. On the next timer tick, timer n+1 next timer is decremented giving an effective division rate equal to SCALER_RELOAD_VALUE+1.

The operation of each timer is controlled through its control register. A timer is enabled by setting the enable bit (EN) in the control register. The timer value is then decremented on each prescaler tick. When a timer underflows, it will automatically reloads with the value from the corresponding timer reload register; if the restart bit (RS) in the control register is set, otherwise it stops at -1 and reset the enable bit.

Each timer signals its interrupt when the timer underflows (if the interrupt enable bit (IE) for the current timer is set). The interrupt pending bit (IP) in the control register of the underflow timer sets and remains set until cleared by writing '1'. Timer 1 generates interrupt 6, timer 2 generates interrupt 7, timer 3 generates interrupt 8, and timer 4 generates interrupt 9.

To minimize complexity, timers share the same decrementer. This means that the minimum allowed prescaler division factor is 5 (SCALER_RELOAD_VALUE=4).

Version #: 1.3.0 7/20/2021

By setting the chain bit (CH) in the control register timer *n* can be chained with preceding timer n-1. Timer n will decrement each time when timer n-1 underflows.

Each timer can be reloaded with the value in its reload register at any time by writing a '1' to the load bit (LD) in the control register. Timer 4 also operates as a watchdog, driving the watchdog output signal (WDOG) low when Timer 4 interrupt pending bit is set. The interrupt pending bit is only set when interrupt is enable for the timer.

7.3 Registers

Table 7.1 shows the timer unit registers.

Table 7.1: General Purpose Timer Unit Register

Figure 7.2 and **Figure 7.3** show the layout of the timer unit registers

Figure 7.2: Scalar Value Register

Version #: 1.3.0 7/20/2021

Figure 7.3: Scaler Reload Value Register

Figure 7.4: Timer Configuration Register

Version #: 1.3.0 7/20/2021

Table 7.2: Description of Timer Configuration Register

Figure 7.5: Timer Counter Value Register

Version #: 1.3.0 7/20/2021

Table 7.3: Description of Timer Counter Value Register

Figure 7.6: Timer Reload Value Register

Table 7.4: Description of Timer Reload Value Register

Figure 7.7: Timer Control Register

Table 7.5: Description of Timer Control Register

Note: Timer 4 bits reset to zero; all other timers are not reset.*

Chapter 8: General Purpose I/O Port

8.1 Overview

A general purpose I/O port is provided using the GRGPIO core from GRLIB. The unit implements a 16-bit I/O port with interrupt support. Each bit in the port is individually set as an input or output and can optionally generate an interrupt. For interrupt generation, the input can be filtered for polarity and level/edge detection. **Figure 8.1** below shows a diagram for one I/O line.

Figure 8.1: General Purpose I/O Port Diagram

8.2 Operation

The I/O ports are implemented as bi-directional buffers with programmable output enable. The input from each buffer is synchronized by two flip-flops in series to remove potential meta-stability. The synchronized values can be read out from the I/O port data register. The output enable is controlled by the I/O port direction register. A '1' in a bit position enables the output buffer for the corresponding I/O line. The output value driven is taken from the I/O port output register.

I/O ports 1-15 drive a separate interrupt line on the APB interrupt bus. The interrupt number is equal to the I/O line index (PIO[1] = interrupt 1, etc.). The interrupt generation is controlled by three registers: interrupt mask, polarity and edge registers. To enable an interrupt, the corresponding bit in the interrupt mask register must be set. If the edge register is '0', the interrupt is treated as level sensitive. If the polarity register is '0', the interrupt is active low. If the polarity register is '1', the interrupt is active high. If the edge register is '1', the interrupt is edge-triggered. The polarity register then selects between rising edge ('1') or falling edge ('0').

8.3 Register

Table 8.1 shows the I/O port register addresses.

Table 8.1: I/O Port Registers

8.3.1 GPIO Port Input Value Register

GPIODVR Address = 0x8000_0900

Figure 8.2: GPIO Port Value Register

Table 8.2: Description of GPIO Port Value Register

Version #: 1.3.0 7/20/2021

8.3.2 GPIO Port Data Output Register

Figure 8.3: GPIO Port Data Register

Table 8.3: Description of GPIO Port Data Register

8.3.3 GPIO Port Data Direction Register

Figure 8.4: GPIO Port Data Direction Register
Version #: 1.3.0 7/20/2021

Table 8.4: Description of GPIO Port Data Direction Register

8.3.4 GPIO Interrupt Mask Register

Figure 8.5: GPIO Interrupt Mask Register

Table 8.5: Description of GPIO Interrupt Mask Register

8.3.5 GPIO Interrupt Priority Register

Figure 8.6: GPIO Interrupt Mask Register

Table 8.6: Description of GPIO Interrupt Mask Register

8.3.6 GPIO Interrupt Edge Register

GPIOIER Address = 0x8000_0914

Figure 8.7: GPIO Interrupt Edge Register

Table 8.7: Description of GPIO Interrupt Edge Register

Chapter 9: PCI Master/Target Unit

9.1 Overview

The PCI Target/Master Unit is a bridge between the PCI bus and the AMBA AHB bus. The unit is connected to the PCI bus through the PCI Target interface and PCI Master Interface. The AHB Slave and AHB Master interfaces connect the PCI core to the AHB bus. The PCI Configuration and Status registers are accessed via the APB bus.

The PCI and AMBA interfaces belong to two different clock domains. Synchronization is performed inside the core through FIFOs.

Figure 9.1: PCI Master/Target Unit

9.2 Operation

9.2.1 Target Unit

The PCI target interface and AHB master provide a connection between the PCI bus and the AHB bus.

The PCI target is capable of handling configuration and single or burst memory cycles on the PCI bus. Configuration cycles are used to access the Configuration Space Header of the target, while the memory cycles are translated to AHB accesses. The PCI target interface can be programmed to occupy two areas in the PCI address space via registers BAR0 and BAR1 (**Section 9.4**). Mapping to the AHB address space is defined by map registers PAGE0 and PAGE1, which are accessible from PCI and AHB address space, respectively.

9.2.2 PCI Master Unit

The PCI master interface occupies one 1GB AHB memory bank and one 128 KB AHB I/O bank. Accesses to the memory area are translated to PCI memory cycles and accesses to the I/O area generate I/O or configuration cycles. Generation of PCI cycles and mapping to the PCI address spaces is controlled through the Configuration/Status Register and the I/O Map Register (**Section 9.9**).

9.2.3 Burst Transactions

Both target and master interfaces are capable of burst transactions. Data is buffered internally in FIFO.

9.2.4 Byte Twisting

As PCI is little endian and the AHB controller is big endian, byte twisting is performed on all accesses to preserve the byte ordering as shown in **Figure 9.2**. Byte twisting can be enabled or disabled in the PAGE0 register (**Section 9.5**).

Because of byte twisting, byte accesses work correctly. However, 16- and 32-bit PCI accesses need to be byte twisted before being sent to the PCI core.

Note: Accesses between the AHB bus and PCI bus are twisted. Accesses to the configuration space are not byte twisted.

Figure 9.2: GRPCI Byte Twisting

9.3 PCI Target Interface

The PCI target interface occupies two memory areas in the PCI address space as defined by the BAR0 and BAR1 registers in the Configuration Space Header. Register BAR0 maps to a PCI space of 1MB; register BAR1 maps to a PCI space of 64MB.

The PCI Target interface handles the following PCI commands:

- Configuration Read/Write: Single access to the Configuration Space Header. No AHB access is performed
- Memory Read: If prefetching is enabled, the AHB master interface fetches a cache line. Otherwise, a single AHB access is performed
- Memory Read Line: The unit prefetches data according to the value of the Cache Line Size register
- Memory Read Multiple: The unit performs maximum prefetching
- Memory Write
- Memory Write and Invalidate

The target interface supports incremental bursts for PCI memory cycles. The target interface can finish a PCI transaction with one of the following abnormal responses:

- **Retry:** This response indicates that the master should perform the same request later, as the target is temporarily busy. This response is always given at least one time for read accesses but can also occur for write accesses.
- **Disconnect with data:** Indicates that the target can accept one more data transaction, but no more. This occurs if the master tries to read more data than the target has prefetched.
- **Disconnect without data:** Indicates that the target is unable to accept more data. This occurs if the master tries to write more data than the target can buffer.
- **Target-Abort:** Indicates that the current access caused an internal error and that the target will not be able to complete the access.

The AHB master interface of the target is capable of burst transactions. Burst transactions are performed on the AHB when supported by the destination unit (AHB slave); otherwise, multiple single access is performed. A PCI burst crossing a 1 KB address boundary will be performed as multiple AHB bursts by the AHB master interface. The AHB master interface inserts an idle-cycle before requesting a new AHB burst to allow for re-arbitration of the AHB. AHB transactions with a 'retry' response are repeated by the AHB master until an 'okay' or 'error' response is received. The 'error' response on AHB bus results in a Target-Abort response for the PCI memory read cycle. In the case of a PCI memory write cycle, the AHB access will not finish with an error response since write data is posted to the destination unit. Instead, the WE bit will be set in the Configuration/Status register (APB address 0x80000400).

9.4 PCI Target Configuration Space Header Registers

The registers implemented in the PCI Configuration Space Header are listed in **Table 9.1** and described in this section.

Version #: 1.3.0 7/20/2021

Table 9.1: Configuration Space Header Registers

Device/Vendor Offset = 0x00

Figure 9.3: Device ID and Vendor ID Register

Table 9.2: Description of Device ID and Vendor ID Register

Version #: 1.3.0 7/20/2021

Figure 9.4: Status and Command Register

Table 9.3: Description of Status and Command Register

Version #: 1.3.0 7/20/2021

PCICLASS Offset = 0x08

Figure 9.5: Class Code and Revision Register

Table 9.4: Description of Class Code and Revision Register

Version #: 1.3.0 7/20/2021

Figure 9.6: BIST, Header Type, Latency Timer and Cache Line Size Register

Table 9.5: Description of BIST, Header Type, Latency Timer and Cache Line Size Register

PCIBAR0 Offset = 0x10

Figure 9.7: BAR0 Register

Table 9.6: Description of BAR0 Register

PCIBAR1 Offset = 0x14

Figure 9.8: BAR1 Register

Version #: 1.3.0 7/20/2021

Table 9.7: Description of BAR1 Register

PCIMM Offset = 0x3C

Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R | Max_LAT[7:0] Max_LAT[7:0] Min_GNT[7:0] W Reset [00…0] 0x01

Figure 9.9: Max_LAT, Min_GNT and Interrupt Settings Register

Version #: 1.3.0 7/20/2021

Table 9.8: Description of Max_LAT, Min_GNT and Interrupt Settings Register

9.5 PCI Target Map Registers

PAGE0 and PAGE1 registers map PCI accesses to AHB address space. PAGE0 is accessed from PCI accesses. PAGE1 can be accessed from the APB.

Table 9.9: PCI Target Map Registers

9.5.1 PAGE0 Register

Register PAGE0 provides a memory mapping between the PCI address space defined by register BAR0 and the AHB address space. PAGE0 is only accessible from a PCI memory access and its location in PCI address space depends upon the value of BAR0. BAR0 provides a mapping of 2 MB between the PCI address space and the PCI target. Only the lower half of the BAR0 space is used. The upper half is unused except for the lowest word, which is the location of the PAGE0 register. This means that the effective address space of BAR0 is 1 MB. Any PCI access to the lower half of the BAR0 address space will map to the AHB address space as defined by PAGE0. The following code example shows how to determine the location of PAGE0 using a PCI memory access, and how to configure PAGE0 to provide a mapping between the PCI address space and the APB address space.

```
/* Read the address of BAR0 */ 
pci read config dword (bus, slot, function, 0x10, &tmp)
/* Determine the PCI address of PAGE0 */ 
addr page0 = tmp + 0x100000;/* Set PAGE0 to point to start of the APB memory space */ 
*addr page0 = (unsigned int *) 0x80000000;
```
In this example, if the address of BAR0 is 0xC0000000, then the address of PAGE0 will be 0xC0100000. A write to PCI address 0xC0000000 translates to an AHB memory access at address 0x80000000.

Figure 9.10: PAGE0 Register

Table 9.10: Description of PAGE0 Register

9.5.2 PAGE1 Register

Register PAGE1 provides a memory mapping between the PCI address space defined by register BAR1 and the AHB address space. PAGE1 is accessible directly from the APB bus (APB address 0x80000410), or indirectly from a PCI memory access if PAGE0 is used to map PCI accesses to the APB memory space. BAR1 provides a mapping of 64MB between the PCI address space and the PCI target. PAGE1 can therefore be used to map 64MB of the PCI address space to an equivalent size in the AHB memory space.

Figure 9.11: PAGE1 Register

Table 9.11: Description of PAGE1 Register

9.6 PCI Master Interface

The PCI master interface occupies 1GB of AHB memory address space and 128 KB of AHB I/O address space. The PCI master interface handles AHB accesses to its back-end AHB Slave interface and translates them to one of the following PCI cycles: PCI configuration cycle, PCI memory cycle, or PCI I/O cycle.

Mapping of the PCI master's AHB address space is configurable through the Configuration/Status Register and I/O Map Register (**Section 9.7**).

9.6.1 PCI Configuration Cycles

Single PCI Configuration cycles are performed by accessing the upper 64 KB of AHB I/O address space allocated by the PCI master's AHB slave starting at address 0xFFF0FFFF. Type 0 configuration cycles are supported. Figure 9.12 shows the configuration access format.

Version #: 1.3.0 7/20/2021

PCICC Address = 0xFFF0_FFFF Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R ACM[15:0] W Reset $[00...0]$

Figure 9.12: Mapping of AHB I/O Addresses to PCI Address for PCI Configuration Cycles

Table 9.12: Description of Mapping of AHB I/O Addresses to PCI Address for PCI Configuration Cycles

9.6.2 PCI I/O Cycles

PCI I/O cycles are performed by accessing the lower 64 KB of the AHB I/O address space occupied by the master's AHB slave interface are translated into PCI I/O cycles starting at address 0xFFF00000. Mapping is determined by the IOMAP field of I/O Map Register. The IOMAP field of the I/O Map Register maps memory accesses between the PCI master (AHB memory space) and the PCI memory space when performing PCI I/O cycles. The PCI address is formed by concatenating IOMAP with AHB address 15:0. IOMAP provides the 16 most-significant bits of the PCI I/O cycle address.

9.6.3 PCI Memory Cycles

PCI memory cycles are performed by accessing the 1GB AHB address space occupied by the master's AHB slave starting at address 0xC0000000. Mapping and PCI command generation are configured by programming the Configuration/Status Register (APB address 0x80000400). Burst operation is supported for PCI memory cycles. The MMAP field of the Configuration/Status Register maps memory accesses between the PCI master (AHB memory space) and the PCI address space when performing PCI memory cycles. The PCI address is formed by concatenating MMAP with AHB address 29:0. MMAP provides the two most-significant bits of the PCI memory cycle address. PCI commands generated by the master are directly dependent upon the AMBA transfer type and the value of Configuration/Status Register. The Configuration/Status Register can be programmed to issue the following PCI commands: Memory Read, Memory Read Line, Memory Read Multiple, Memory Write, and Memory Write and Invalidate. If an AHB burst access is made to the PCI master's AHB memory space, it is translated to burst PCI memory cycle. When the PCI master interface is busy performing the transaction

on the PCI bus, its AHB slave interface will not be able to accept new requests. A 'Retry' response will be given to all accesses to its AHB slave interface. The requesting AHB master repeats its request until an 'OK' or 'Error' response is given by the PCI master's AHB slave interface.

Note: 'RETRY' responses on the PCI bus are not transparent and are automatically retried by the master PCI interface until the transfer is either finished or aborted. For burst accesses, only linearincremental mode is supported and is directly translated from AMBA commands. Byte enables on the PCI bus are translated from the HSIZE control AHB signal and the AHB address according to the **Table 9.13** below.

Note: Only WORD, HALF-WORD and BYTE values of HSIZE are valid.

Table 9.13: Byte Enable Generation

9.7 PCI Host Operation

The PCI core provides a host input signal that must be asserted (active low) for PCI host operation. If this signal is asserted, the bus master interface is automatically enabled and the Bus Master (BM) bit is set in the Status and Command Register. An asserted PCI host signal also enables the PCI target to respond to configuration cycles when the IDSEL signals AD[31:11] are not asserted. This is done in order for the master to be able to configure its own target. For designs intended to operate only as a host or peripheral, this signal can be tied low or high in the design. For multi-purpose designs it should be connected to the appropriate PCI connector pin. The PCI Industrial Computers Manufacturers Group (PICMG) cPCI specification specifies pin C2 on connector P2 for this purpose. The pin should have pull-up resistors as peripheral slots leave it unconnected. PCI interrupts are supported as inputs for PCI hosts.

Note: PCI arbiter is NOT affected by the PCI_HOST input.

9.8 Interrupt Support

When acting as a PCI host, the GRPCI core can take the four PCI interrupt lines as inputs and use them to forward an interrupt to the interrupt controller.

There is no built-in support in the PCI core to generate PCI interrupts. These should be generated by the respective IP core and drive an open-drain pad connected to the correct PCI interrupt line.

Note: All single function PCI devices should drive PCI Interrupt A.

Version #: 1.3.0 7/20/2021

9.9 Registers

The core is programmed through registers mapped into APB address space.

Table 9.14: AMBA Register

APBCONF Address = 0x8000_0400

Figure 9.13: Configuration and Status Register

Version #: 1.3.0 7/20/2021

Table 9.15: Description of Configuration and Status Register (Read Only)

Figure 9.14: Configuration and Status Register

Table 9.16: Description of Configuration and Status Register (Read Only)

Version #: 1.3.0 7/20/2021

Figure 9.15: PAGE0 Register

Table 9.17: Description of PAGE0 Register

APBBAR1 Address = 0x8000_040C

Figure 9.16: BAR1 Register

Table 9.18: Description of BAR1 Register (Read Only)

APBPAGE1 Address = 0x8000_0410

Figure 9.17: PAGE1 Register

Table 9.19: Description of PAGE1 Register

Version #: 1.3.0 7/20/2021

Figure 9.18: I/O Map Register

Table 9.20: Description of I/O Map Register (Read Only)

APBSTAT Address = 0x8000_0418

Figure 9.19: Status and Command Register

Version #: 1.3.0 7/20/2021

Table 9.21: Description of Status and Command Register

Version #: 1.3.0 7/20/2021

APBIPR Address = 0x8000_041C Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R ENABLE[9:0] W Reset [00…0] [00…0]

Figure 9.20: Interrupt and Pending Register

Table 9.22: Description of Interrupt and Pending Register

4350 Centennial Blvd., Colorado Springs, CO 80907 • frontgrade.com • sales@frontgrade.com Page 132 of 292

Chapter 10: DMA Controller for the GRPCI Interface

10.1 Introduction

The DMA controller is an add-on interface to the GRPCI interface. This controller performs bursts to or from the PCI bus using the master interface of the PCI Target/Master unit.

Figure 10.1 illustrates how the DMA controller is attached between the AHB bus and the PCI master interface.

10.2 Operation

The DMA controller is set up by defining the location of memory areas between which the DMA interfaces to PCI and AHB address spaces, as well as the direction, length, and type of transfer. Only 32-bit word transfers are supported.

The DMA transfer is automatically aborted when any kind of error is detected during a transfer. In the event of an error, the ERR bit of the Status and Command Register is set. The DMA controller does not detect deadlocks in its communication channels. If the system concludes that a deadlock has occurred, it manually aborts the DMA transfer. The DMA controller may perform bursts over a 1 KB boundary of the AHB bus, which is the maximum data burst that may occur over the bus per AMBA specification. When the size of the data burst exceeds the 1 KB boundary, AHB idle cycles are automatically inserted to break up the burst over the boundary.

When the DMA is not active, the AHB slave interface of PCI Target/Master unit directly connects to AMBA AHB bus.

10.3 Registers

The core is programmed through registers mapped into APB address space.

Table7:19 PM 10.1: APB Address Register

DMASCR CONSIDERED Address = 0x8000_0500

Figure 10.2: Status and Command Register

Table 10.2: Description of Status and Command Register

DMAATA Address = 0x8000_0504

Figure 10.3: AMBA Target Address Register

Version #: 1.3.0 7/20/2021

Table 10.3: Description of AMBA Target Address Register

DMAPTA Address = 0x8000_0508

Figure 10.4: PCI Target Address Register

Table 10.4: Description of PCI Target Address Register

DMALNR Address = 0x8000_050C

Figure 10.5: Burst Length Register

Table 10.5: Description of Burst Length Register

Chapter 11: PCI Arbiter, PCIARB

11.1 Overview

PCIARB is an arbiter for the PCI bus according to the PCI specification version 2.1. It provides 8 REQ/GNT pairs for PCI masters. The arbiter uses nested round-robin policy in two priority levels. The priority assignment is programmable through an APB interface.

11.2 Operation

11.2.1 Scheduling Algorithm

The arbiter uses the algorithm described in the implementation note of Section 3.4 of the PCI standard. The bus is granted by two nested round-robin loops, where an agent number and a priority level is assigned to each agent. The agent number determines which pair of REQ/GNT lines is used. Agents are counted from 0 to 7. All agents in one level have equal access to the bus through a roundrobin policy. All agents of level 1 as a group have access equal to each agent of level 0. Rearbitration occurs, when FRAMEN is asserted, as soon as any other master as requested the bus, but only once per transaction.

The priority level of all agents except 7 is programmable via the priority register at address 0x80000880. Each bit indicates if the corresponding REQ/GNT pair is assigned to level 1 or 0. The reset value in registers is '1'. The arbiter is always enabled.

Figure 11.1: Priority Register

Reset [--…-] 1 [11…1]

11.2.2 Timeout

The "broken master" time-out is another reason for re-arbitration (**Section 3.4.1** of the PCI standard). Grant is removed from an agent, which has not started a cycle within 16 cycles after request (and grant). Reporting of such a 'broken' master is not implemented.

11.2.3 Turn Around

A turn-around cycle is required by the standard when re-arbitration occurs during idle state of the bus. The "idle state" is assumed when FRAMEN is high for more than 1 cycle.

11.2.4 Bus Parking

The bus is parked to agent 0 after reset, it remains granted to the last owner if no other agent requests the bus. When another request is asserted, re-arbitration occurs after one turn-around cycle.

11.2.5 Lock

Lock is defined as a resource lock by the PCI standard. The optional bus lock mentioned in the standard is not considered here and there are no special conditions to handle when LOCKN is active during arbitration.

11.2.6 Latency

Latency control in PCI is via the latency counters of each agent. The arbiter does not perform any latency check and a once granted agent continues its transaction until its grant is removed AND its own latency counter has expired. Even though a bus re-arbitration occurs during a transaction, the hand-over only becomes effective when the current owner deasserts PCI_FRAME.

Chapter 12: SpaceWire Interface with RMAP support (GRSPW2)

12.1 Overview

The SpaceWire core provides an interface between the AHB bus and a SpaceWire network. It implements the SpaceWire standard (ECSS-E-ST-50-12C) with the protocol identification extension (ECSS-E-ST-50-51C). The Remote Memory Access Protocol (RMAP) target implements the ECSS standard (ECSS-E-ST-50-52C).

The SpaceWire interface is configured through 11 hardware registers accessed through the APB interface. Data is transferred through DMA channels using an AHB master interface.

There are two clock domains for the four SpaceWire ports: (1) the system clock is utilized for the AHB interface, (2) the transmitter clock (TxClk) and the receive sample clock comes from the external SPW_CLK pin. For proper operation, the receiver data rate must be no more than eight times as fast as the system clock and the transmitter clock frequency must be no more than eight times the system clock. The link frequency must be 10+1 MHz.

Figure 12.1: SpaceWire Block Diagram

12.2 Operation

12.2.1 Overview

The main sub-blocks of the GRSPW2 are the link interface, the RMAP target and the AMBA interface. A block diagram of the internal structure can be found in **Figure 12.1.** The link interface consists of the receiver, transmitter and the link interface FSM. They handle communication on the SpaceWire network. The AMBA interface consists of the DMA engines, the AHB master interface and the APB interface. The link interface provides FIFO interfaces to the DMA engines. These FIFOs are used to transfer N-Chars between the AMBA and SpaceWire domains during reception and transmission.

The RMAP target handles incoming packets which are determined to be RMAP commands instead of the receiver DMA engine. The RMAP command is decoded and if it is valid, the operation is performed on the AHB bus. If a reply was requested it is automatically transmitted back to the source by the RMAP transmitter. The GRSPW2 is controlled by writing to a set of user registers through the APB interface. The link interface, RXDMA engine, TXDMA engine, RMAP target and AMBA interface are described in **Sections 12.3, 12.4, 12.5, 12.6** and **12.7** respectively.

12.2.2 Protocol Support

The GRSPW2 only accepts packets with a valid destination address in the first received byte. Packets with address mismatch will be silently discarded (except in promiscuous mode which is covered in Section 12.4.10). The second byte is sometimes interpreted as a protocol ID as described hereafter. The RMAP protocol (ID=0x1) is the only protocol handled separately in hardware while other packets are stored to a DMA channel. The RMAP target will process, execute and reply to all RMAP commands automatically controlled by hardware. Otherwise RMAP commands are stored to a DMA channel in the same way as other packets. RMAP replies are always stored to a DMA channel.

More information on the RMAP protocol support is found in **Section 12.6**. RMAP is only utilized when the RMAP protocol ID is included in a packet.

All packets arriving with the extended protocol ID (0x00) are stored to a DMA channel. This means that the hardware RMAP target will not work if the incoming RMAP packets use the extended protocol ID. Note: Packets with the reserved extended protocol identifier (ID = 0x000000) are not ignored by the GRSPW2. It is up to the client receiving the packets to ignore them. When transmitting packets, the address and protocol-ID fields must be included in the buffers from where data is fetched. They are not automatically added by the GRSPW2.

Figure 12.2 shows the packet types accepted by the GRSPW2. The GRSPW2 also allows reception and transmission with extended protocol identifiers, but without support for RMAP CRC calculations and the RMAP target.

Figure 12.2: SpaceWire Packet Types Supported by the Core

12.3 Link Interface

The link interface handles the communication on the SpaceWire network and consists of a transmitter, receiver, a FSM and FIFO interfaces. An overview of the architecture is found in **Figure 12.1.**

12.3.1 Link Interface FSM

The FSM controls the link interface (a more detailed description is found in the SpaceWire standard). The low-level protocol handling (the signal and character level of the SpaceWire standard) is handled by the transmitter and receiver while the exchange level is handled by the FSM.

Version #: 1.3.0 7/20/2021

The link interface FSM is controlled through the control register. The link can be disabled through the link disable bit, which depending on the current state; either prevents the link interface from reaching the started state or forces it to the errorreset state. When the link is not disabled, the link interface FSM is allowed to enter the started state when either the link start bit is set or when a NULL character has been received and the auto-start bit is set.

The current state of the link interface determines which type of characters is allowed to be transmitted together with the requests made from the host interface determines the character sent. Time-codes are sent when the FSM is in the run-state and a request is made through the timeinterface (described in **Section 12.3.4**).

When the link interface is in the connecting- or run-state, it is allowed to send FCTs. FCTs are sent automatically by the link interface when possible. This is done based on the maximum value of 56 for the outstanding credit counter and the currently free space in the receiver N-Char FIFO. FCTs are sent as long as the outstanding counter is less than or equal to 48 and there are at least 8 more empty FIFO entries than the counter value. N-Chars are sent in the run-state when they are available from the transmitter FIFO and there are credits available. NULLs are sent when no other character transmission is requested or the FSM is in a state where no other transmissions are allowed.

The credit counter (incoming credits) is automatically increased when FCTs are received and decreased when N-Chars are transmitted. Received N-Chars are stored to the receiver N-Char FIFO for further handling by the DMA interface. Received time-codes are handled by the time-interface.

12.3.2 Transmitter

The state of the FSM, credit counters, requests from the time-interface and requests from the DMAinterface are used to decide the next character to be transmitted. The type of character and the character itself (for N-Chars and time-codes) to be transmitted are presented to the low-level transmitter which is located in a separate clock-domain.

This is done to run the SpaceWire link on a different frequency than the host system clock. The GRSPW2 has a separate clock input which is used to generate the transmitter clock. Since the transmitter often runs on high frequency clocks (up to 200 MHz), as much logic as possible has been placed in the system clock domain to minimize power consumption and timing issues.

The transmitter logic in the host clock domain decides what character to send next and sets the proper control signal and presents any needed character to the low-level transmitter as shown in **Figure 12.3.** The transmitter sends the requested characters and generates parity and control bits as needed. If no requests are made from the host domain, NULLs are sent as long as the transmitter is enabled. Most of the signal and character levels of the SpaceWire standard are handled in the transmitter. External LVDS drivers are needed for the data and strobe signals.

Figure 12.3: Schematic of the Link Interface Transmitter

A transmission FSM reads N-Chars for transmission from the transmitter FIFO. It is given packet lengths from the DMA interface and appends EOPs/EEPs and RMAP CRC values, if required. When it is finished with a packet the DMA interface is disabled.

12.3.3 Receiver

The receiver data is reconstructed by sampling the data and strobe signals at a sampling rate of 2 times the SPW_CLK frequency. The sampling frequency determines the maximum receive data rate.

The maximum receive data rate can be calculated, limited by the maximum SPW_CLK frequency, using the following equation:

SPW_CLK > 3/4 Receive Data Rate (max)

Note: Receiver data is sampled on rising and fall edge of the SPW_CLK and SPW_CLK needs to be a multiple of 10 in order to achieve the 10 MHz start up frequency.

The receiver detects connections from other nodes and receives characters as a bit stream recovered from the data and strobe signals. The receiver operates in a separate clock domain which runs on a clock translated from the data and strobe signals. The receiver is activated as soon as the link interface leaves the error reset state. Then after a NULL is received, it starts receiving any characters. It detects parity, escape and credit errors which causes the link interface to enter the error reset state. Disconnections are handled in the link interface part in the tx clock domain because no receiver clock is available when disconnected.

Received Characters are flagged to the host domain and the data is presented in parallel form. The interface to the host domain is shown in **Figure 12.4.** L-Chars are the handled automatically by the host domain link interface while all NChars are stored in the receiver FIFO for further handling. If two or more consecutive EOPs/EEPs are received, all but the first are discarded.

Figure 12.4: Schematic of the Link Interface Receiver

12.3.4 Time Interface

The time interface is used for sending time-codes over the SpaceWire network and consists of a timecounter register, timectrl register, tick-in signal, tick-out signal, tick-in register field and a tick-out register field. There are also two control register bits which enable the time receiver and transmitter respectively.

Each time-code sent from the GRSPW2 is a concatenation of the time-ctrl and the time-counter register. There is a time txen bit which is used to enable time-code transmissions. It is not possible to send time-codes if this bit is zero. Received time-codes are stored to the same time-ctrl and timecounter registers which are used for transmission. The time rxen bit in the control register is used for enabling time-code reception. No time-codes will be received if this bit is zero.

Version #: 1.3.0 7/20/2021

The two enable bits are used for ensuring that a node will not accidentally both transmit and receive time-codes, which violates the SpaceWire standard. It also ensures that the master sending timecodes on a network will not have its time counter overwritten if another (faulty) node starts sending time-codes.

The time-counter register is set to 0 after reset and is incremented each time the tick-in signal is asserted for one clock period and the time txen bit is set. This also causes the link interface to send the new value on the network. Tick-in can be generated either by writing a one to the register field or by asserting the tick-in signal. A Tick-in should not be generated too often since if the time-code after the previous Tick-in has not been sent, the register will not be incremented and no new value is sent. The tick-in field is automatically cleared when the value has been sent. Thus, no new ticks should be generated until this field is zero. If the tick-in signal is used there should be at least 4 system-clock and 25 transmit-clock cycles between each assertion.

A tick-out is generated each time a valid time-code is received and the time rxen bit is set. When the tick-out is generated, the tick-out signal asserts one clock-cycle and the tick-out register field is asserted until it is cleared by writing a one to it. The current time counter value can be read from the time register. It is updated each time a time-code is received and the time rxen bit is set. The same register is used for transmissions and can also be written directly from the APB interface.

The control bits of the time-code are stored to the time-ctrl register when a time-code is received whose time-count is one more than the nodes current time-counter register. The time-ctrl register can be read through the APB interface. The same register is used during time-code transmissions.

It is possible to have both the time-transmission and reception functions enabled at the same time.

12.4 Receiver DMA Channels

The receiver DMA engine handles reception of data from the SpaceWire network to different DMA channels.

12.4.1 Address Comparison and Channel Selection

Packets are accepted by different channels based on the address and whether a channel is enabled or not. When the receiver N-Char FIFO contains one or more characters, N-Chars are read by the receiver DMA engine. The first character is interpreted as the logical address and is compared with the addresses of each channel starting from 0. The packet is stored to the first channel with a matching address. The complete packet including address and protocol ID, but excluding EOP/EEP, is stored to the memory address pointed to by the descriptors (explained later in this section) of the channel.

Each SpaceWire address register has a corresponding mask register. Only bits at an index containing a zero in the corresponding mask register are compared. This way a DMA channel can accept a range of addresses. There is a default address register which is used for address checking for RMAP commands in the RMAP target.

If an RMAP command is received, it is only handled by the target if the default address register (including mask) matches the received address. Otherwise, the packet is stored to a DMA channel if one or more of them have a matching address. If the address does not match the default address or one of the DMA channels' separate register, the packet is still handled by the RMAP target if enabled since it has to return the invalid address error code. The packet is only discarded (up to and including the next EOP/EEP) if an address match cannot be found and the RMAP target is disabled.

Packets, other than RMAP commands, that do not match the default address register will be discarded. **Figure 12.5** shows a flowchart of packet reception. At least 2 non EOP/EEP N-Chars needs to be received for a packet to be stored to the DMA channel unless the promiscuous mode is enabled, in which case 1 N-Char is enough. If it is an RMAP packet with hardware RMAP enabled, 3 N-Chars are needed since the command byte determines where the packet is processed. If the packets are smaller than these sizes they are discarded.

Version #: 1.3.0 7/20/2021

Figure 12.5: Flowchart of Packet Reception

12.4.2 Basic Link Functionality of a Channel

Reception is based on descriptors located in a consecutive area in memory that hold pointers to buffers where packets should be stored. When a packet arrives at the GRSPW2, the channel that receives it is first determined as described in the previous section. A descriptor is then read from the channels' descriptor area and the packet is stored to the memory area pointed to by the descriptor. Lastly, status is stored to the same descriptor and increments the descriptor pointer to the next one. The following sections will describe DMA channel reception in more detail.
Version #: 1.3.0 7/20/2021

12.4.3 Setting Up the GRSPW2 for Reception

A few registers need to be initialized before reception to a channel can take place. First, the link interface needs to be put in the run state before any data can be sent. The DMA channel has a maximum length register which sets the maximum packet size in bytes that can be received to this channel. Larger packets are truncated and the unused portion is discarded. If this happens, an indication will be given in the status field of the descriptor. The minimum value for the receiver maximum length field is 4 and the value can only be incremented in steps of four bytes up to the maximum value 33554428. If the maximum length is set to zero, the receiver will not function correctly.

Either the default address register or the channel specific address register (the accompanying mask register must also be set) needs to be set to hold the address used by the channel. A control bit in the DMA channel control register determines whether the channel should use default address and mask registers for address comparison or the channel's own registers. Using the default register, the same address range is accepted as for other channels with default addressing and the RMAP target, while the separate address provides the channel its own range.

If all channels use the default registers they will accept the same address range and the enabled channel with the lowest number receives the packet.

Finally, the descriptor table and control register must be initialized. This is described in the two following sections.

12.4.4 Setting Up the Descriptor

The GRSPW2 reads descriptors from an area in memory pointed to by the receiver descriptor register. The register consists of a base address and a descriptor selector. The base address points to the beginning of the area and must start on a 1024 bytes aligned address. It is also limited to be 1024 bytes in size which means the maximum number of descriptors is 128 since the descriptor size is 8 bytes.

The descriptor selector points to individual descriptors and is increased by 1 when a descriptor has been used. When the selector reaches the upper limit of the area, it wraps to the beginning automatically. It can also be set to wrap at a specific descriptor before the upper limit by setting the wrap bit in the descriptor. The idea is that the selector should be initialized to 0 (start of the descriptor area), but it can also be written with another 8 bytes aligned value to start somewhere in the middle of the area. It will still wrap to the beginning of the area.

If one wants to use a new descriptor table the receiver enable bit has to be cleared first. When the rx active bit for the channel is cleared it is safe to update the descriptor table register. When this is finished and descriptors are enabled, the receiver enable bit can be set again.

12.4.5 Enabling Descriptors

As mentioned earlier, one or more descriptors must be enabled before reception can take place. Each descriptor is 8 bytes in size and should be written to the memory area pointed to by the receiver descriptor register. When new descriptors are added they must always be placed after the previous one written to the area. Otherwise, they will not be noticed.

A descriptor is enabled by setting the address pointer to point at a location where data can be stored and then setting the enable bit. The WR bit can be set to cause the selector to be set to zero when reception has finished to this descriptor. IE should be set if an interrupt is wanted when the reception has finished. The DMA control register interrupt enable bit must also be set for an interrupt to be generated.

The descriptor packet address should be word aligned. All accesses on the bus are word accesses so complete words always overwritten regardless of whether all 32-bit contain received data. Also, if the packet does not end on a word boundary, the complete word containing the last data byte will be overwritten.

Version #: 1.3.0 7/20/2021

Figure 12.6: SpaceWire Receive Descriptor Word 0

Table 12.1: Description of SpaceWire Receive Descriptor Word 0

Version #: 1.3.0 7/20/2021

Figure 12.7: SpaceWire Receive Descriptor Word 1

Table 12.2: Description of SpaceWire Receive Descriptor Word 1

12.4.6 Setting Up the DMA Control Register

The final step to receive packets is to set the control register in the following steps. The receiver must be enabled by setting the rxen bit in the DMA control register (see **Section 12.9**). This can be done anytime and before this bit is set nothing will happen. The rxdescav bit in the DMA control register is then set to indicate that there are new active descriptors. This must always be done after the descriptors have been enabled or the GRSPW2 might not notice the new descriptors. More descriptors can be activated when reception has already started by enabling the descriptors and writing the rxdescav bit. When these bits are set reception starts immediately when data is arriving.

12.4.7 The Effect to the Control Bits During Reception

When the receiver is disabled, all packets going to the DMA-channel are discarded if the packet's address does not fall into the range of the DMA channel. If the receiver is enabled and the address falls into the accepted address range, the next state is entered where the rxdescav bit is checked. This bit indicates whether there are active descriptors or not and should be set by the external application using the DMA channel each time descriptors are enabled as mentioned above. If the rxdescav bit is '0' and the nospill bit is '0', the packets are discarded. If nospill is one, the GRSPW2 waits until rxdescav is set and the characters are kept in the N-Char FIFO during this time. If the FIFO becomes full, further N-char transmissions are inhibited by stopping the transmission of FCTs.

When rxdescav is set the next descriptor is read and, if enabled, the packet is received to the buffer. If the read descriptor is not enabled, rxdescav is set to '0' and the packet spills depending on the value of nospill. The receiver can be disabled at any time and stops packets from being received to this channel. If a packet is currently received when the receiver is disabled, the reception still finishes. The rxdescav bit can also be cleared at any time. It will not affect any ongoing receptions, but no more descriptors are read until it is set again. Rxdescav is also cleared by the GRSPW2 when it reads a disabled descriptor.

12.4.8 Status Bits

When the reception of a packet is finished, the enable bit in the current descriptor is set to zero. When enable is zero, the status bits are also valid and the number of received bytes is indicated in the length field. The DMA control register contains a status bit which is set each time a packet has been received. The GRSPW2 can also generate an interrupt for this event.

The RMAP CRC calculation is always active for all received packets and all bytes except the EOP/EEP are included. The packet is always assumed to be a RMAP packet and the length of the header is determined by checking byte 3 which should be the command field. The calculated CRC value is then checked when the header has been received (according to the calculated number of bytes) and if it is non-zero, the HC bit sets indicating a header CRC error.

The CRC value is not set to zero after the header has been received. Instead, the calculation continues in the same way until the complete packet has been received. Then, if the CRC value is non-zero, the DC bit sets indicating a data CRC error.

This means that the GRSPW2 can indicate a data CRC error even if the data field was correct when the header CRC was incorrect. However, the data should not be used when the header is corrupt; therefore, the DC bit is unimportant in this case. When the header is not corrupted, the CRC value always is zero when the calculation continues with the data field and the behavior will be as if the CRC calculation was restarted.

If the received packet is not of RMAP type, the header CRC error indication bit cannot be used. It is still possible to use the DC bit if the complete packet is covered by a CRC calculated using the RMAP CRC definition. This is because the GRSPW2 does not restart the calculation after the header has been received, but instead calculates a complete CRC over the packet. Thus, any packet format with one CRC at the end of the packet calculated according to RMAP standard can be checked using the DC bit. If the packet is neither of RMAP type nor of the type above, with RMAP CRC at the end, then both the HC and DC bits should be ignored.

12.4.9 Error Handling

If a packet reception needs to be aborted because of congestion on the network, the suggested solution is to set link disable to '1'. Unfortunately, this also causes the packet currently being transmitted to be truncated, but this is the only safe solution since packet reception is a passive operation depending on the transmitter at the other end. A channel reset bit could be provided, but is not a satisfactory solution since the untransmitted characters would still be in the transmitter node. The next character (somewhere in the middle of the packet) would be interpreted as the node address which would probably cause the packet to be discarded, but not with 100% certainty. Usually, this action is performed when a reception has stuck because of the transmitter not providing more data. The channel reset would not resolve this congestion.

If an AHB error occurs during reception, the current packet is spilled, up to and including, the next EEP/EOP and then the currently active channel is disabled and the receiver enters the idle state. A bit in the channels control/status register is set to indicate this condition.

12.4.10 Promiscuous Mode

The GRSPW2 supports a promiscuous mode where all the data received is stored to the first DMA channel enabled regardless of the node address and possible early EOPs/EEPs. This means that all non-eop/eep N-Chars received will be stored to the DMA channel. The rxmaxlength register is still checked and packets exceeding this size are truncated. RMAP commands are handled by it when promiscuous mode is enabled if the rmapen bit is set. If it is cleared, RMAP commands are also be stored to a DMA channel.

Version #: 1.3.0 7/20/2021

12.5 Transmitter DMA Channels

The transmitter DMA engine handles transmission of data from the DMA channels to the SpaceWire network. Each receive channel has a corresponding transmit channel which means there can be up to 4 transmit channels. It is only necessary to use a separate transmit channel for each receive channel if there are also separate entities controlling the transmissions. The use of a single channel with multiple controlling entities would cause them to corrupt each other's transmissions. A single channel is more efficient and should be used when possible.

Multiple transmit channels with pending transmissions are arbitrated in a round-robin fashion.

12.5.1 Basic Functionality of a Channel

A transmit DMA channel reads data from the AHB bus and stores them in the transmitter FIFO for transmission on the SpaceWire network. Transmission is based on the same type of descriptors as for the receiver and the descriptor table has the same alignment and size restrictions. When there are new descriptors enabled, the GRSPW2 reads them and transfers the amount data indicated.

12.5.2 Setting Up the GRSPW2 for Transmission

Four steps need to be performed before transmissions can be done with the GRSPW2. First, the link interface must be enabled and started by writing the appropriate value to the ctrl register. Then, the address to the descriptor table needs to be written to the transmitter descriptor register and one or more descriptors must also be enabled in the table. Finally, the txen bit in the DMA control register is written with a one which triggers the transmission. These steps are covered in more detail in the next sections.

12.5.3 Enable Descriptors

The descriptor register works in the same way as the receivers corresponding register which was covered in **Section 12.4.** The maximum size is 1024 bytes as for the receiver, but since the descriptor size is 16 bytes the number of descriptors is 64.

To transmit packets, one or more descriptors have to be initialized in memory which is done in the following way. The number of bytes to be transmitted and a pointer to the data has to be set. There are two different length and address fields in the transmit descriptors because there are separate pointers for header and data. If a length field is zero, the corresponding part of a packet is skipped and, if both are zero, no packet is sent. The maximum header length is 255 bytes and the maximum data length is 16 Mbyte - 1. When the pointer and length fields have been set, the enable bit should be set to enable the descriptor. This must always be done last. The other control bits must also be set before enabling the descriptor.

The transmit descriptors are 16 bytes in size so the maximum number in a single table is 64. The different fields of the descriptor, together with the memory offsets, are shown in the tables below.

The HC bit should be set if RMAP CRC should be calculated and inserted for the header field and correspondingly, the DC bit should be set for the data field. The header CRC are calculated from the data fetched from the header pointer and the data CRC is generated from data fetched from the data pointer. The CRCs are appended after the corresponding fields. The NON-CRC bytes field is set to the number of bytes in the beginning of the header field that should not be included in the CRC calculation.

The CRCs are sent even if the corresponding length is zero. When both lengths are zero no packet are sent not even an EOP.

12.5.4 Starting Transmission

When the descriptors have been initialized, the transmit enable bit in the DMA control register has to be set to tell the GRSPW2 to start transmitting. New descriptors can be activated in the table as needed (while transmission is active). Each time a set of descriptors is added the transmit enable register bit should be set. This has to be done because each time the GRSPW2 encounters a disabled descriptor this register bit is set to 0.

Figure 12.8: SpaceWire Transmitter Descriptor Word 0

Table 12.3: Description of SpaceWire Transmitter Descriptor Word 0

Version #: 1.3.0 7/20/2021

SPWTDW1 Offset = 0x04

Figure 12.9: SpaceWire Transmitter Descriptor Word 1

Version #: 1.3.0 7/20/2021

Table 12.4: Description of SpaceWire Transmitter Descriptor Word 1

Figure 12.10: SpaceWire Transmitter Descriptor Word 2

Table 12.5: Description of SpaceWire Transmitter Descriptor Word 2

SPWTDW3 Offset = 0x0C

Figure 12.11: SpaceWire Transmitter Descriptor Word 3

Table 12.6: Description of SpaceWire Transmitter Descriptor Word 3

12.5.5 The Transmission Process

When the txen bit is set, the GRSPW2 starts reading descriptors immediately. The number of bytes indicated is read and transmitted. When a transmission has finished, status is written to the first field of the descriptor and a packet sent bit is set in the DMA control register. If an interrupt was requested, it also generates. Then a new descriptor is read and, if enabled, a new transmission starts; otherwise, the transmit enable bit clears and nothing happens until it is enabled again.

12.5.6 The Descriptor Register

The internal pointer which is used to keep the current position in the descriptor table can be read and written through the APB interface. This pointer is set to zero during reset and is incremented each time a descriptor is used. It wraps automatically when the 1024 bytes limit for the descriptor table is reached or it can be set to wrap earlier by setting a bit in the current descriptor.

The descriptor table register can be updated with a new table anytime when no transmission is active. No transmission is active if the transmit enable bit is zero and the complete table has been sent or if the table is aborted (explained below). If the table is aborted, one has to wait until the transmit enable bit is zero before updating the table pointer.

12.5.7 Error Handling

Abort TX

The DMA control register contains a bit called Abort TX which if set causes the current transmission to be aborted, the packet is truncated and an EEP is inserted. This is only useful if the packet needs to be aborted because of congestion on the SpaceWire network. If the congestion is on the AHB bus, this will not help.

Note: This should not be a problem since AHB slaves should have a maximum of 16 waitstates. The aborted packet has its LE bit set in the descriptor. The transmit enable register bit is also cleared and no new transmissions are done until the transmitter is enabled again.

AHB Error

When an AHB error is encountered during transmission, the currently active DMA channel is disabled and the transmitter goes to the idle mode. A bit in the DMA channels control/status register sets to indicate this error condition and, if enabled, an interrupt will also be generated. Further, error handling depends on what state the transmitter DMA engine was in when the AHB error occurred. If the descriptor was being read and the packet transmission had not been started yet, no more actions are needed.

If the AHB error occurs during packet transmission, the packet is truncated and an EEP is inserted. Lastly, if it occurs when status is written to the descriptor, the packet has been successfully transmitted, but the descriptor is not written and continues to be enabled (this also means that no error bits are set in the descriptor for AHB errors).The client using the channel has to correct the AHB error condition and enable the channel again. No more AHB transfers are done again from the same unit (receiver or transmitter) which was active during the AHB error until the error state is cleared and the unit is enabled again.

Version #: 1.3.0 7/20/2021

Link Error

When a link error occurs during the transmission, the remaining part of the packet is discarded up to and including the next EOP/EEP. When this is done, status is immediately written (with the LE bit set) and the descriptor pointer is incremented. The link will be disconnected when the link error occurs, but the GRSPW2 automatically tries to connect again provided that the link-start bit is asserted and the link-disabled bit is deasserted. If the LE bit in the DMA channel's control register is not set the transmitter DMA engine waits for the link to enter run-state and start a new transmission immediately, when possible, if packets are pending. Otherwise, the transmitter is disabled when a link error occurs during the transmission of the current packet and no more packets are transmitted until it is enabled again immediately, when possible, if packets are pending.

12.6 Remote Memory Access Protocol (RMAP)

The Remote Memory Access Protocol (RMAP) is used to implement access to resources in the node via the SpaceWire Link. Some common operations are reading and writing to memory, registers and FIFOs. This section describes the basics of the RMAP protocol and the target implementation.

12.6.1 Fundamentals of the Protocol

RMAP is a protocol which is designed to provide remote access via a SpaceWire network to memory mapped resources on a SpaceWire node. It has been assigned protocol ID 0x01. It provides three operations: write, read and read-modify-write. These operations are posted operations, which means that a source does not wait for an acknowledgement or reply. It also implies that any number of operations can be outstanding at any time and that no timeout mechanism is implemented in the protocol. Time-outs must be implemented in the user application which sends the commands. Data payloads of up to 16 MB - 1 are supported in the protocol. A destination can be requested to send replies and to verify data before executing an operation. A complete description of the protocol is found in the RMAP standard.

12.6.2 Implementation

The GRSPW2 includes a target for RMAP commands which processes all incoming packets with protocol ID = 0x01, type field (bit 7 and 6 of the 3rd byte in the packet) equal to 01b and an address falling in the range set by the default address and mask register. When such a packet is detected, it is not stored to the DMA channel, instead it is passed to the RMAP receiver. The GRSPW2 implements all three commands defined in the standard with some restrictions. Support is only provided for 32-bit big-endian systems. This means that the first byte received is the MSB in a word. The target will not receive RMAP packets using the extended protocol ID which are always dumped to the DMA channel.

The RMAP receiver processes commands. If they are correct and accepted, the operation is performed on the AHB bus and a reply is formatted. If an acknowledgement is requested, the RMAP transmitter automatically sends the reply. RMAP transmissions have priority over DMA channel transmissions. There is a user accessible destination key register which is compared to destination key field in incoming packets. If there is a mismatch and a reply has been requested, the error code in the reply is set to 3. Replies are sent if and only if the ack field is set to '1'.

When a failure occurs during a bus access, the error code is set to 1 (General Error). There is predetermined order in which error-codes are set in the case of multiple errors in the GRSPW2. It is shown in **Table 12.7**.

Version #: 1.3.0 7/20/2021

Table 12.7: SpaceWire RMAP Packet Error Codes and Detection Order (Highest Priority is 1)

Note: The AHB error is not guaranteed to be detected before Early EOP/EEP or Invalid Data CRC. For very long accesses, the AHB error detection might be delayed causing the other two errors to appear first.

Read accesses are performed as needed. They are not stored in a temporary buffer before transmitting. This means that the error code 1 will never be seen in a read reply since the header has already been sent when the data is read. If the AHB error occurs the packet is truncated and ended with an EEP.

Errors up to, and including Invalid Data CRC (number 8), are checked before verified commands. The other errors do not prevent verified operations from being performed. The details of the support for the different commands are now presented. All defined commands which are received, but have an option set which is not supported in this specific implementation, will not be executed and a possible reply is sent with error code 10.

12.6.3 Write Commands

The write commands are divided into two subcategories when examining their capabilities: verified writes and non-verified writes. Verified writes have a length restriction of 4 bytes and the address must be aligned to the size. That is 1 byte writes can be done to any address, 2 bytes must be half word aligned, 3 bytes are not allowed and 4 bytes writes must be word aligned. Since there will always be only an AHB operation performed for each RMAP verified write command, the incrementing address bit can be set to any value.

Non-verified writes have no restrictions when the incrementing bit is set to 1. If it is set to 0 the number of bytes must be a multiple of 4 and the address word aligned. There is no guarantee how many words are written when early EOP/EEP is detected for non-verified writes.

12.6.4 Read Commands

Read commands are performed as needed when the reply is sent. Thus, if an AHB error occurs, the packet truncates and ends with an EEP. There are no restrictions for incrementing reads, but non-incrementing reads have the same alignment restrictions as non-verified writes.

Note: The "Authorization failure" error code is sent in the reply if a violation was detected even if the length field was zero. Also, no data is sent in the reply if an error was detected, i.e. if the status field is non-zero.

12.6.5 Read-Modify-Write Commands

All read-modify-write sizes are supported except 6 which would have caused 3 B being read and written on the bus. The RMW bus accesses have the same restrictions as the verified writes. As in the verified write case, the incrementing bit can be set to any value since only one AHB bus operation will be performed for each RMW command. Cargo too large is detected after the bus accesses so this error will not prevent the operation from being performed. No data is sent in a reply if an error is detected, i.e., the status field is non-zero.

12.6.6 Controls

The RMAP target mostly runs in the background without any external intervention, but there are a few control possibilities. There is an enable bit in the control register of the GRSPW2 which can be used to completely disable the RMAP target.

When it is set to '0' no RMAP packets will be handled in hardware, instead they are all stored to the DMA channel. There is a possibility that RMAP commands will not be performed in the order they arrive. This can happen if a read arrives before one or more writes. Since the target stores replies in a buffer with more than one entry several commands can be processed even if no replies are sent. Data for read replies is read when the reply is sent and thus writes coming after the read might have been performed already if there was congestion in the transmitter. To avoid this, the RMAP buffer disable bit can be set to force the target to only use one buffer which prevents this situation.

The last control option for the target is the possibility to set the destination key which is found in a separate register.

Table 12.8: GRSPW2 Hardware RMAP Handling of Different Packet Type and Command Fields

UT699E/UT700

Version #: 1.3.0 7/20/2021

Version #: 1.3.0 7/20/2021

12.7 AMBA Interface

The AMBA interface consists of an APB interface, an AHB master interface and DMA FIFOs. The APB interface provides access to the user registers which are described in **Section 12.9.** The DMA engines have 32-bit wide FIFOs to the AHB master interface which are used when reading and writing to the bus. The transmitter DMA engine reads data from the bus in bursts which are half the FIFO size in length. A burst is always started when the FIFO is half-empty or if it can hold the last data for the packet. The burst containing the last data might have shorter length if the packet is not an even number of bursts in size.

The receiver DMA works in the same way except that it checks if the FIFO is half-full and then performs a burst write to the bus which is half the F size in length. The last burst might be shorter. If the rmap or rxunaligned VHDL generics are set to 1, the interface also handles byte accesses. Byte accesses are used for non-word-aligned buffers and/or packet lengths that are not a multiple of four bytes. There might be 1 to 3 single byte writes when writing the beginning and end of the received packets.

12.7.1 APB Slave Interface

As mentioned above, the APB interface provides access to the user registers which are 32-bits in width. The accesses to this interface are required to be aligned word accesses. The result is undefined if this restriction is violated.

12.7.2 AHB Master Interface

The GRSPW2 contains a single master interface which is used by both the transmitter and receiver DMA engines. The arbitration algorithm between the channels is done so that if the current owner requests the interface again, it will always acquire it. This will not lead to starvation problems since the DMA engines always deassert their requests between accesses.

The AHB accesses can be of size byte, halfword and word (HSIZE = 0x000, 0x001, 0x010) otherwise. Byte and halfword accesses are always NONSEQ.

Note: Read accesses are always word accesses (HSIZE=0x010), which can result in a destructive read.

The burst length will be half the AHB FIFO size except for the last transfer for a packet which might be smaller. Shorter accesses are also done during descriptor reads and status writes.

The AHB master also supports non-incrementing accesses where the address will be constant for several consecutive accesses. HTRANS will always be NONSEQ in this case while for incrementing accesses it is set to SEQ after the first access. This feature is included to support non-incrementing reads and writes for RMAP.

If the GRSPW2 does not need the bus after a burst has finished, there will be one wasted cycle (HTRANS = IDLE).

BUSY transfer types are never requested and the GRSPW2 provides full support for ERROR, RETRY and SPLIT responses.

12.8 SpaceWire Clock Generation

The clock source for SpaceWire core is the SPW_CLK input.

The SpaceWire transmit clock must be a multiple of 10 MHz in order to achieve the 10 MHz start up frequency. The division to 10 MHz is done internally in the GRSPW2 core. During reset the clock link divider register in GRSPW2 gets its value from GPIO[7:4], which must be pulled up/down to set the divider correctly. Thus, it is possible to use a SPW_CLK which is any multiple of 10 between 10150MHz.

Note: The required precision is 10 MHz ± 1MHz.

12.9 Register

The UT699E/UT700 has four SpaceWire nodes, each comprised of a GRSPW2 core. Each core has its own set of registers mapped into APB memory space. The APB address mapping for each GRSPW2 core is listed in Table 1.3. The relative offset of each register is shown in Table 12.9 below. All GRSPW2 cores have RMAP functionality, so any RMAP registers apply to these cores.

Table 12.9: GRSPW2 Registers

Address = 0x8000_0A00 Address = 0x8000_0B00 Address = 0x8000_0C00 SPWCTR Address = 0x8000_0D00

Figure 2: Figure 12.12: SpaceWire Control Register

Table 12.10: Description of SpaceWire Control Register

Address = 0x8000_0A04 Address = 0x8000_0B04 Address = 0x8000_0C04 SPWSTR Address = 0x8000_0D04

Figure 12.13: SpaceWire Status Register

Table 12.11: Description of SpaceWire Status Register

Version #: 1.3.0 7/20/2021

Address = 0x8000_0A08

Address = 0x8000_0B08

Address = 0x8000_0C08

Figure 12.14: SpaceWire Node Address Register

Table 12.12: Description of SpaceWire Node Address Register

Figure 12.15: SpaceWire Clock Divisor Register

Table 12.13: Description of SpaceWire Clock Divisor Register

Figure 12.16: SpaceWire Destination Key Register

Reset [00…0] [00…0]

Table 12.14: Description of SpaceWire Destination Key Register

Figure 12.17: SpaceWire Time Register

Table 12.15: Description of SpaceWire Time Register

Address = 0x8000_0A20 Address = 0x8000_0B20 Address = 0x8000_0C20 SPWCHN Address = 0x8000_0D20

Figure 12.18: SpaceWire DMA Channel Control and Status Register

Table 12.16: Description of SpaceWire DMA Channel Control and Status Register

Version #: 1.3.0 7/20/2021

Address = 0x8000_0A24 Address = 0x8000_0B24 Address = 0x8000_0C24 SPWRXL Address = 0x8000_0D24

Figure 12.19: SpaceWire DMA Channel Receiver Max Length Register

Version #: 1.3.0 7/20/2021

Table 12.17: Description of SpaceWire DMA Channel Receiver Max Length Register

Address = 0x8000_0A28 Address = 0x8000_0B28 Address = 0x8000_0C28

SPWTXD Address = 0x8000_0D28

Figure 12.20: SpaceWire Transmitter Descriptor Register

Table 12.18: Description of SpaceWire Transmitter Descriptor Register

Version #: 1.3.0 7/20/2021

Address = 0x8000_0A2C Address = 0x8000_0B2C Address = 0x8000_0C2C SPWRXD Address = 0x8000_0D2C

Figure 12.21: SpaceWire Receiver Descriptor Register

Table 12.19: Description of SpaceWire Receiver Descriptor Register

Chapter 13: CAN 2.0 Interface

13.1 Overview

The CAN-2.0 interfaces in UT699E/UT700 are based on the CAN core from OpenCores with an AHB slave interface for accessing all CAN core registers. The CAN core is a derivative of the Philips SJA1000 and has a compatible register map with a few exceptions. Each CAN core is capable of up to 1Mb/s band rate. These exceptions are indicated in the register description tables and in **Section 13.6.** The CAN core supports both BasicCAN and PeliCAN modes. In PeliCAN mode the extended features of CAN 2.0B are supported. The mode of operation is chosen through the clock divider register.

Figure 13.1: CAN Core Block Diagram

This chapter lists the CAN core registers and their functionality. The Philips SJA1000 data sheet can be used as an additional reference, except as noted in **Section 13.6.**

The register map and functionality is different depending upon which mode of operation is selected. BasicCAN mode will be described in **Section 13.3,** followed by PeliCAN in **Section 13.4.** The common registers (Clock Divisor and Bus Timing) are described in **Section 13.5.** The register map also differs depending on whether the core is in operating mode or in reset mode. After reset, the CAN core starts up in reset mode awaiting configuration. Operating mode is entered by clearing the Reset Request (CR.0) bit in the Control Register. Set the bit to re-enter reset mode.

The UT699E/UT700 implements two identical instances of the OpenCores CAN core. Both operate completely independent of each other. The AHB register mapping for each core is indicated in **Table 1.3** of Section 1.4 of this manual.

13.2 AHB Interface

All registers are one byte wide and the addresses specified in this document are byte addresses. Byte reads and writes should be used when interfacing with this core. The read byte is duplicated on all byte lanes of the AHB bus. The interface is big endian so the core expects the MSB at the lowest address.

The bit numbering in this document uses bit 7 as the MSB and bit 0 as the LSB.

13.3 Basic CAN Mode

13.3.1 Basic CAN Register Map (Address)xFFF20000 and 0xFFF20100)

Table 13.1: BasicCAN Address Allocation

13.3.2 Control Register

The Control Register contains interrupt enable bits, as well as the reset request bit.

Table 13.2: Bit Interpretation of Control Register (CR), Offset 0

13.3.3 Command Register

Writing a one to the corresponding bit in this register initiates an action supported by the core.

Table 13.3: Bit Interpretation of Command Register (CMR), Offset 1

A transmission is started by writing a '1' to CMR.0. It can only be aborted by writing '1' to CMR.1 and only if the transfer has not yet started. If the transmission has started it will not be aborted when setting CMR.1, but it will not be retransmitted if an error occurs.

Release the receive buffer by setting the Release Receive Buffer bit (CMR.2) after reading the contents of the receive buffer. If there is another message waiting in the FIFO, a new receive interrupt will be generated if enabled by setting the Receive Interrupt bit (IR.0), and the Receive Buffer Status (SR.0) bit will be set again. Set the Clear Data Overrun bit (CMR.3) to clear the Data overrun status bit.

13.3.4 Status Register

The status register is read only and reflects the current status of the core.

Table 13.4: Bit Interpretation of Status Register (SR), Offset 2

Receive buffer status is cleared when the Release Receive Buffer command (CMR.2) is given and is set if there are more messages available in the FIFO. The Data Overrun Status (SR.1) signals that a message that was accepted could not be placed in the receive FIFO because there was not enough space left. **Note:** This bit differs from the SJA1000 behavior and is set when the FIFO has been read out. When the Transmit Buffer Status is high, the transmit buffer can be written to by the CPU. During an on-going transmission the buffer is locked and this bit is 0. The Transmission Complete bit is cleared when a transmission request has been issued and will not be set again until a message has successfully been transmitted.

13.3.5 Interrupt Register

The interrupt register signals to the CPU what caused the interrupt. The interrupt bits are only set if the corresponding interrupt enable bit is set in the control register. The interrupt assignment for both CAN cores is shown in **Table 1.4** of **Section 1.5.**

Version #: 1.3.0 7/20/2021

Table 13.5: Bit Interpretation of Interrupt Register (IR), Offset 3

This register is reset on read with the exception of IR.0. This core resets the Receive Interrupt bit when the Release Receive Buffer command is given (as in PeliCAN mode).

NOTE: Bit IR.5 through IR.7 read '1'. Bit IR.4 reads '0'.

13.3.6 Transmit Buffer

The Table 13.6 below shows the layout of the transmit buffer. In BasicCAN only standard frame messages can be transmitted and received. Extended Frame Format (EFF) messages on the bus are ignored.

Table 13.6: Transmit Buffer Layout

If the RTR bit is set no data bytes will be sent, but DLC is still part of the frame and must be specified according to the requested frame. It is possible to specify a DLC larger than eight bytes but should not be done for compatibility reasons. If DLC is greater than 8, only 8 bytes can be sent.

13.3.7 Receive Buffer

The receive buffer on address 20 through 29 is the visible part of the 64-byte RX FIFO. Its layout is identical to that of the transmit buffer.

13.3.8 Acceptance Filter

Messages can be filtered based on their identifiers using the Acceptance Code and Acceptance Mask registers. Bits ID.10 through ID.3 of the 11-bit identifier are compared with the Acceptance Code Register. Only the bits set to '0' in the Acceptance Mask Register are used for comparison. If a match is detected, the message is stored to the FIFO.

13.4 PeliCAN Mode

13.4.1 PeliCAN Register Map (Address 0xFFF20000 and 0xFFF20100)

Table 13.7: PeliCAN Address Allocation

Version #: 1.3.0 7/20/2021

The transmit and receive buffers have a different layout depending on if standard frame format (SFF) or extended frame format (EFF) is to be transmitted or received.

13.4.2 Mode Register

Table 13.8: Bit Interpretation of Mode Register (MOD), Offset 0

Writing to MOD.1-3 can only be done when reset mode has been previously entered. In listen-only mode, the core will not send any acknowledgements.

When in self-test mode, the core can complete a successful transmission without getting an acknowledgement if given the Self Reception Request command (CMR.4). The core must still be connected to a real bus as it does not do an internal roll-back.

13.4.3 Command Register

Writing a '1' to the corresponding bit in this register initiates an action supported by the core.

Table 13.9: Bit Interpretation of Command Register (CMR), Offset 1

A transmission is started by setting CMR.0. It can only be aborted by setting CMR.1 and only if the transfer has not yet started. Setting CMR.0 and CMR.1 simultaneously will result in a so-called single shot transfer, i.e. the core will not try to retransmit the message if unsuccessful the first time.

Giving the Release Receive Buffer command (CMR.2) should be done after reading the contents of the receive buffer in order to release the memory. If there is another message waiting in the FIFO, a new Receive Interrupt (IR.0) will be generated (if enabled) and the Receive Buffer Status bit (SR.0) will be set again.

The Self Reception Request bit (CMR.4) together with the self-test mode makes it possible to do a selftest of the core without any other cores on the bus. A message will simultaneously be transmitted and received and both receive and transmit interrupts will be generated

13.4.4 Status Register

The status register is read only and reflects the current status of the core.

Version #: 1.3.0 7/20/2021

Table 13.10: Bit Interpretation of Status Register (SR), Offset 2

Receive Buffer Status (SR.0) is cleared when there are no more messages in the receive FIFO. The Data Overrun Status (SR.1) signals that a message that was accepted could not be placed in the FIFO because there was not enough space left.

NOTE: This bit differs from the SJA1000 behavior and is set first when the FIFO has been read out.

When the Transmit Buffer Status (SR.2) is high the transmit buffer is available to be written to by the CPU. During an on- going transmission the buffer is locked and this bit is '0'.

The Transmission Complete bit (SR.3) is cleared when a Transmission Request (CMR0) or Self Reception Request (CMR.4) has been issued and will not be set again until a message has successfully been transmitted.

13.4.5 Interrupt Register

The Interrupt Register signals to CPU what caused an interrupt. The interrupt bits are only set if the corresponding interrupt enable bit is set in the Interrupt Enable Register. The interrupt assignment for both CAN cores is shown in **Table 1.4** of **Section 1.5.** This register is reset on read with the exception of IR.0 which is reset when the FIFO has been emptied.

Table 13.11: Bit Interpretation of Interrupt Register (IR), Offset 3

13.4.5 Interrupt Register

Interrupts sources can be enabled or disabled in the Interrupt Enable Register. If a bit is enabled, the corresponding interrupt can be generated.

Table 13.12: Bit Interpretation of Interrupt Enable Register (IER), Offset 4

13.4.7 Arbitration Lost Capture Register

Interrupts sources can be enabled or disabled in the Interrupt Enable Register. If a bit is enabled, the corresponding interrupt can be generated.

Table 13.13: Bit Interpretation of Arbitration Lost Capture Register (ALC), Offset 11

When the core loses arbitration the bit position of the bit stream processor is captured into arbitration lost capture register. The register will not change content again until read out.

13.4.8 Error Code Capture Register

Table 13.14: Bit Interpretation of Error Code Capture Register (ECC), Offset 12

When a bus error occurs, the Error Code Capture Register is set according to the type of error that occurred, i.e., if it occurred while transmitting or receiving, and where in the frame it occurred. As with the ALC register, the ECC register will not change value until it has been read out. **Table 13.15** shows how to interpret bit ECC.7-6.

Table 13.15: Error Code Interpretation

Table 13.16 below indicates how to interpret ECC.4-0.

Table 13.16: Bit Interpretation of ECC[4:0] Code Interpretation

13.4.9 Error Warning Limit Register

This register allows for setting the CPU error warning limit. The default is 96. Note: This register is only writable in reset mode.

13.4.10 Error Counter Register, Offset 14

This register shows the value of the RX error counter. It is writable in reset mode. A bus-off event resets this counter to 0.

13.4.11 TX Error Counter Register, Offset 15

This register shows the value of the TX error counter. It is writable in reset mode. If a bus-off event occurs, this register is configured to count down the protocol-defined 128 occurrences of the bus-free signal. The status of the bus-off recovery can be read out from this register. The CPU can force a busoff by writing 255 to this register. Unlike the SJA1000, this core signals bus-off immediately, not initially when entering operating mode. The bus-off recovery sequence starts when entering operating mode after writing 255 to this register in reset mode.

13.4.12 Transmit Buffer

The transmit buffer is write-only and is mapped to address 16 to 28. Reading of this area is mapped to the same address offset as the receive buffer described in the **Section 13.4.13**. The layout of the transmit buffer depends on whether a standard frame (SFF) or an extended frame (EFF) is to be sent as seen in **Table 13.17**.

Table 13.17: Transmit Buffer Layout

Version #: 1.3.0 7/20/2021

TX Frame Information

This field has the same layout for both SFF and EFF frames.

Table 13.18: Description of TX Frame Information, Offset 16

TX Identifier 1

This field has the same layout for both SFF and EFF frames.

Table 13.19: Description of TX Identifier 1, Offset 17

TX Identifier 2, SFF Frame

Table 13.20: Description of TX Identifier 2, Offset 18

TX Identifier 2, EFF Frame

Table 13.21: Description of TX Identifier 2, Offset 18

TX Identifier 3, EFF Frame

Table 13.22: Description of TX Identifier 3, Offset 19

TX Identifier 4, EFF Frame

Table 13.23: Description of TX Identifier 4, Offset 20

Data field

The data field is located at offset 19 to 26 for SFF frames and at offset 21 to 28 for EFF frames. The data is transmitted starting from the MSB at the lowest address.

13.4.13 Receiver Buffer

Table 13.24: Receive Buffer Layout

Version #: 1.3.0 7/20/2021

RX Frame Information

Table 13.25: Description of RX Information, Offset 16

RX Identifier 1

This field has the same layout for both SFF and EFF frames

Table 13.26: Description of RX Identifier 1, Offset 17

RX Identifier 2, SFF Frame

Table 13.27: Description of RX Identifier 2, Offset 18

RX Identifier 2, EFF Frame

Table 13.28: Description of RX Identifier 2, Offset 18

RX Identifier 3, EFF Frame

Table 13.29: Description of RX Identifier 3, Offset 19

RX Identifier 4, EFF Frame

Table 13.30: Description of RX Identifier 4, Offset 20

Data field

The data field is located at offset 19 to 26 for SFF frames and at offset 21 to 28 for EFF frames.

13.4.14 Acceptance Filter

The acceptance filter can be used to filter out messages not meeting certain demands. If a message is filtered out, it will not be put into the receive FIFO and the CPU will not have to process it.

There are two different filtering modes: Single filter mode and dual filter mode. The mode is selected by the Acceptance Filter Mode bit (MOD.3) in the Mode Register. In single filter mode, a single filter is used. In dual filter, two smaller filters are used. If there is a match with either filter, the message is accepted. Each filter consists of an acceptance code and an acceptance mask. The Acceptance Code registers are used for specifying the pattern to match, and the Acceptance Mask registers specify which bits to use for comparison. In total, eight registers are used for the acceptance filters as shown in the following **Table 13.31.**

NOTE: The registers are only read/writable in reset mode.

Table 13.31: Acceptance Filter Register

Single filter mode, standard frame

When receiving a standard frame in single filter mode the registers ACR0-3 are compared against the incoming message in the following way:

- ACR0.7-0 & ACR1.7-5 are compared to ID.28-18 ACR1.4 is compared to the RTR bit.
- ACR1.3-0 are unused.
- ACR2 & ACR3 are compared to data byte 1 & 2.

The corresponding bits in the AMR registers select which bits are used for comparison. A set bit in the mask register means don't care.

Single filter mode, extended frame

When receiving an extended frame in single filter mode the registers ACR0-3 are compared against the incoming message in the following way:

- ACR0.7-0 & ACR1.7-0 are compared to ID.28-13 ACR2.7-0 & ACR3.7-3 are compared to ID.12-0 ACR3.2 are compared to the RTR bit
- ACR3.1-0 are unused.

The corresponding bits in the AMR registers select which bits are used for comparison. A set bit in the mask register means don't care.

Dual filter mode, standard frame

When receiving a standard frame in dual filter mode the registers ACR0-3 are compared against the incoming message in the following way:

- **Filter 1**
	- ACR0.7-0 & ACR1.7-5 are compared to ID.28-18 ACR1.4 is compared to the RTR bit.
	- ACR1.3-0 are compared against upper nibble of data byte 1 ACR3.3-0 are compared against lower nibble of data byte 1.
- **Filter 2**
	- ACR2.7-0 & ACR3.7-5 are compared to ID.28-18 ACR3.4 is compared to the RTR bit. The corresponding bits in the AMR registers select which bits are used for comparison. A set bit in the mask register means don't care.

Dual filter mode, extended frame

When receiving a standard frame in dual filter mode the registers ACR0-3 are compared against the incoming message in the following way:

- **Filter 1**
	- ACR0.7-0 & ACR1.7-0 are compared to ID.28-13
- **Filter 2**
	- ACR2.7-0 & ACR3.7-0 are compared to ID.28-13. The corresponding bits in the AMR registers select which bits are used for comparison. A set bit in the mask register means don't care.

13.4.15 RX Message Counter

The RX message counter register at address 29 holds the number of messages currently stored in the receive FIFO. The top three bits are always 0.

13.5 Common Registers

There are three common registers that are at the same addresses and have the same functionality in both BasicCAN and PeliCAN mode. These are the Clock Divider Register and Bit Timing Registers 0 and 1.

13.5.1 Clock Divider Register

The only function of this register in the GRLIB version of the OpenCores CAN is to choose between BasicCAN and PeliCAN.

Table 13.32: Bit Interpretation of Clock Divider Register (CDR), Offset 31

13.5.2 Bus Timing On

Table 13.33: Bit Interpretation of Bus Timing 0 Register (BTR0), Offset 6

The CAN core system clock is calculated as:

tscl = 2*tclk*(BRP+1)

where tclk is the system clock.

The sync jump width defines how many clock cycles (t_{scl}) a bit period may be adjusted with by one re-synchronization.

13.5.3 Bus Timing 1

Table 13.34: Bit Interpretation of Bus Timing 1 Register (BTR1), Offset 7

The CAN bus bit period is determined by the CAN system clock and time segment 1 and 2 as shown in the equations below:

ttseg1 = tscl * (TSEG1+1) ttseg2 = tscl * (TSEG2+1) $t_{\text{bit}} = t_{\text{tseg1}} + t_{\text{tseg2}} + t_{\text{sc1}}$

The additional t_{scl} term comes from the initial sync segment. Sampling is done between TSEG1 and TSEG2 in the bit period. This register does not have a reset value.

13.6 CAN-OC vs SJA1000

There are three common registers that are at the same addresses and have the same functionality in both BasicCAN and PeliCAN mode. These are the Clock Divider Register and Bit

This section lists the known differences between this CAN controller and the SJA1000 on which is it based.

- All bits related to sleep mode are unavailable
- Output control and test registers do not exist (reads 0x00)
- Clock divisor register bit 6 (CBP) and 5 (RXINTEN) are not implemented
- Data overrun IRQ and status not set until FIFO is read out

BasicCAN specific differences:

- The receive IRQ bit is not reset on read (works like in PeliCAN mode)
- Bit CR.6 always reads 0 and is not a flip-flop with no effect as in the SJA1000
- Bit IRQ is not reset on read as in SJA1000
- Does not become error passive and active error frames are still sent.

PeliCAN specific differences:

- Writing 256 to TX error counter gives immediate bus-off when still in reset mode
- Read Buffer Start Address register does not exist
- Addresses above 31 are not implemented (i.e. the internal RAM/FIFO access)
- The core transmits active error frames in Listen only mode

Chapter 14: Ethernet Media Access Controller (MAC) with EDCL Support

14.1 Overview

Frontgrade Gaisler's Ethernet Media Access Controller (GRETH) provides an interface between an AMBA AHB bus and an Ethernet network. It supports 10/100 Mbit speed in both full- and half-duplex modes. The AMBA interface consists of an APB interface for configuration and control and an AHB master interface that handles the dataflow. The dataflow is handled through DMA channels. There is one DMA engine for the transmitter and one for the receiver. Both share the same AHB master interface.

The Ethernet interface supports the MII interface, which should be connected to an external PHY. The GRETH also provides access to the MII management interface which is used to configure the PHY. Hardware support for the Ethernet Debug Communication Link (EDCL) protocol is enabled by tying the EDCLDIS pin to a logic low. This is an UDP/IP based protocol used for remote debugging.

Figure 14.1: Block Diagram of the Internal Structure of the GRET

NOTE: Ethernet Interface operation is intended for terrestrial use only, and not guaranteed in radiation environments.

14.2 Operation

14.2.1 System Overview

The GRETH consists of three functional units: The DMA channels, MDIO interface and the Ethernet Debug Communication Link (EDCL). The main functionality consists of the DMA channels, which are used to transfer data between an AHB bus and an Ethernet network. There is one transmitter DMA channel and one Receiver DMA channel. The operation of the DMA channels is controlled through registers accessible through the APB interface.

The MDIO interface is used for accessing configuration and status registers in one or more PHYs connected to the MAC. The operation of this interface is also controlled through the APB interface.

Version #: 1.3.0 7/20/2021

The EDCL provides read and write access to an AHB bus through Ethernet. It uses the UDP, IP, ARP protocols together with a custom application layer protocol to accomplish this. The EDCL contains no user accessible registers and always runs in parallel with the DMA channels.

The Media Independent Interface (MII) is used for communicating with the PHY. There is an Ethernet transmitter which sends all data from the AHB domain on the Ethernet using the MII interface.

Correspondingly, there is an Ethernet receiver which stores all data from the Ethernet on the AHB bus. Both of these interfaces use FIFOs when transferring the data streams.

14.2.2 Protocol Support

The GRETH is implemented according to IEEE standard 802.3-2002. There is no support for the optional control sublayer and no multicast addresses can be assigned to the MAC. This means that packets with type 0x8808 (the only currently defined control packets) are discarded.

14.2.3 Hardware Requirements

There are three clock domains: The AHB clock, the Ethernet receiver clock and the Ethernet transmitter clock. Both fullduplex and half-duplex operating modes are supported. The system frequency requirement (SYSCLK) is 2.5 MHz for up to 10 Mbit/s and 25 MHz for up to 100 Mbit/s operations.

14.2.4 Transmitter DMA Interface

The transmitter DMA interface is used for transmitting data on an Ethernet network. The transmission is done using

14.2.5 Setting Up a Descriptor

A single descriptor is shown in **Figure 14.2** and **Figure 14.3.** The number of bytes to be sent should be set in the Length field and the Address field should point to the data. The address must be wordaligned. If the Interrupt Enable (IE) bit is set, an interrupt will be generated when the packet has been sent (this requires that the Transmitter Interrupt (TI) bit in the Control Register also be set). The interrupt will be generated regardless of whether the packet was transmitted successfully or not. The Wrap (WR) bit is also a control bit that should be set before transmission and it will be explained later in this section.

Figure 14.2: Ethernet Transmitter Descriptor Word 0

descriptors located in memory.

Version #: 1.3.0 7/20/2021

Table 14.1: Description of Ethernet Transmitter Descriptor Word 0

ETHTDW1 Offset = 0x04

Figure 14.3: Ethernet Transmitter Descriptor Word 1

Version #: 1.3.0 7/20/2021

Table 14.2: Description of Ethernet Transmitter Descriptor Word 1

To enable a descriptor the Enable (EN) bit must be set. After a descriptor is enabled, it should not be modified until the Enable bit has been cleared

14.2.6 Starting Transmissions

Enabling a descriptor is not enough to start a transmission. A pointer to the memory area holding the descriptors must first be set in the GRETH. This is done in the Transmitter Descriptor Pointer Register. The address must be aligned to a 1 KB boundary. Bits 31:10 hold the base address of descriptor area, while bits 9:3 form a pointer to an individual descriptor. The first descriptor should be located at the base address and when it has been used by the GRETH, the Descriptor Pointer field is incremented by eight to point to the next descriptor. The pointer automatically wraps back to zero after the last 1 KB boundary has been reached at address offset 0x3F8. The Wrap (WR) bit in the descriptors can be set to make the pointer wrap back to zero before the 1 KB boundary.

The Descriptor Pointer field has also been made writable for maximum flexibility. However, care should be taken when writing to the Descriptor Pointer Register. It should never be modified when a transmission is active. The final step to activate the transmission is to set the Transmit Enable (TE) bit in the control register. This tells the GRETH there are active descriptors in the descriptor table. This bit should always be set when new descriptors are enabled, even if transmissions are already active. The descriptors must always be enabled before the Transmit Enable bit is set.

14.2.7 Descriptor Handling After Transmission

When a transmission of a packet has finished, status is written to the first word in the corresponding descriptor. The Underrun Error (UE) bit is set if the FIFO became empty before the packet was completely transmitted. The Attempt Limit Error (AL) bit is set if more collisions occurred than allowed. The packet was successfully transmitted only if both of these bits are zero. The other bits in the first descriptor word are set to zero after transmission while the second word is left untouched.

The Enable bit should be used as the indicator when a descriptor can be used again, which is when it has been cleared by the GRETH. There are three bits in the GRETH status register that hold transmission status. The Transmitter Error (TE) bit is set each time a transmission ended with an error (when at least one of the two status bits in the transmitter descriptor has been set). The Transmitter Interrupt (TI) is set each time a transmission ended successfully. The Transmitter AHB Error (TA) bit is set when an AHB error was encountered either when reading a descriptor or when reading packet data. Any active transmissions are aborted and the transmitter is disabled. The transmitter can be activated again by setting the Transmit Enable bit in the Control Register.

14.2.8 Setting Up the Data for Transmission

The data to be transmitted should be placed beginning at the address pointed by the descriptor Address field of the transmitter descriptor. The GRETH does not add the Ethernet address and type fields, so they must also be stored in the data buffer. The 4-bytes Ethernet CRC is automatically appended to the end of each packet. Each descriptor will be sent as a single Ethernet packet. If the size field in a descriptor is greater than 1514 byte, the packet will not be sent.

14.2.9 Receiver DMA Interface

The receiver DMA interface is used for receiving data from an Ethernet network. The reception is done using descriptors located in memory.

14.2.10 Setting Descriptors

A single descriptor is shown in **Figure 14.4** and **Figure 14.5**. The address field should point to a word-aligned buffer where the received data is to be stored. The GRETH never stores more than 1514 byte to the buffer. If the Interrupt Enable (IE) bit is set, an interrupt will be generated when a packet has been received to this buffer (this requires that the Receiver Interrupt (RI) bit in the Control Register be set). The interrupt will be generated regardless of whether the packet was received successfully or not. The Wrap (WR) bit is also a control bit that should be set before the descriptor is enabled and it will be explained later in this section.

Figure 14.4: Ethernet Receiver Descriptor Word 0

Version #: 1.3.0 7/20/2021

Table 14.3: Description of Ethernet Receiver Descriptor Word 0

Figure 14.5: Ethernet Receiver Descriptor Word 1

Table 14.4: Description of Ethernet Receiver Descriptor Word 1

14.2.11 Starting Reception

Enabling a descriptor is not enough to start reception. A pointer to the memory area holding the descriptors must first be set in the GRETH. This is done in the Receiver Descriptor Pointer Register. The address must be aligned to a 1 KB boundary. Bits 31:10 hold the base address of the descriptor area while bits 9:3 form a pointer to an individual descriptor. The first descriptor should be located at the base address and when it has been used by the GRETH, the pointer field is incremented by 8 to point to the next descriptor. The pointer automatically wraps back to zero when the last 1 KB boundary has been reached at address offset 0x3F8. The Wrap (WR) bit in the descriptors can be set to make the pointer wrap back to zero before the 1 KB boundary.

The Descriptor Pointer field has also been made writable for maximum flexibility, but care should be taken when writing to the descriptor pointer register. It should never be modified when reception is active.

The final step to activate reception is to set the Receiver Enable (RE) bit in the Control Register. This makes the GRETH read the first descriptor and wait for an incoming packet.

14.2.12 Descriptor Handling After Reception

The GRETH indicates a completed reception by clearing the descriptor's Enable bit. Control bits WR and IE are also cleared. The number of received bytes is shown in the Length field. The parts of the Ethernet frame stored are the destination address, source address, type, and data fields. Bits 17:14 in the first descriptor word are status bits indicating different receive errors. All four bits are zero after a reception without errors.

Packets arriving that are smaller than the minimum Ethernet size of 64 bytes are not considered valid and are discarded. The current receive descriptor will be left untouched and used for the first packet arriving with an accepted size. The Too Small (TS) bit in the Status Register is set each time this event occurs.

If a packet is received with an address not accepted by the MAC, the Invalid Address (IA) bit in the Status Register will be set.

Packets larger than maximum size cause the Frame Too Long (FT) bit in the receiver descriptor to be set. In this case, the Length field is not guaranteed to hold the correct value of received bytes. The counting stops after the word containing the last byte up to the maximum size limit has been written to memory.

The address word of the descriptor is never touched by the GRETH.

14.2.13 Reception with AHB Errors

If an AHB error occurs during a descriptor read or data store, the Receiver AHB Error (RA) bit in the Status Register will be set and the receiver is disabled. The current reception is aborted. The receiver can be enabled again by setting the Receive Enable (RE) bit in the Control Register.

14.2.14 MDIO Interface

The MDIO interface provides access to PHY configuration and status registers through a two-wire interface which is included in the MII interface. The GRETH provides full support for the MDIO interface.

The MDIO interface can be used to access from 1 to 32 PHYs containing 1 to 32 16-bit registers. A read transfer is set up by writing to the PHY Address and Register Address fields of the MDIO Control and Status Register and setting the Read (RD) bit. This causes the Busy (BU) bit to be set and the operation is finished when the Busy bit is cleared. If the operation was successful, the Link Fail (LF) bit is cleared and the data field contains the read data. An unsuccessful operation is indicated by the Link Fail bit being set. The data field is undefined in this case.

A write operation is started by writing to the 16-bit Data field and to the PHY Address and Register field of the MDIO Control Register and setting the Write (WR) bit. The operation is finished when the Busy (BU) bit is cleared and it was successful if the Link Fail bit is zero.

14.2.15 Ethernet Debug Communication Link (EDCL)

The EDCL provides access to an on-chip AHB bus through Ethernet. It uses the UDP, IP and ARP protocols together with a custom application layer protocol. The application layer protocol uses an ARQ algorithm to provide reliable AHB instruction transfers. Through this link, a read or write transfer can be generated to any address on the AHB bus.

14.2.15.1 Operation

The EDCL receives packets in parallel with the MAC receive DMA channel. It uses a separate MAC address which is used for distinguishing EDCL packets from packets destined to the MAC DMA channel. The EDCL also has a present IP address.

Since ARP packets use the Ethernet broadcast address, the IP-address must be used in this case to distinguish between EDCL ARP packets and those that should go to the DMA-channel. Packets that are determined to be EDCL packets are not processed by the receive DMA channel. When the packets are checked to be correct, the AHB operation is performed. The operation is performed with the same AHB master interface that the DMA-engines use. The replies are automatically sent by the EDCL transmitter when the operation is finished. It shares the Ethernet transmitter with the transmitter DMA-engine but has higher priority.

14.2 15.2 EDCL Protocols

The EDCL accepts Ethernet frames containing IP or ARP data. ARP is handled according to the protocol specification with no exceptions. IP packets carry the actual AHB commands. The EDCL expects an Ethernet frame containing IP, UDP and the EDCL specific application layer parts. **Table 14.5** shows the IP packet required by the EDCL. The contents of the different protocol headers can be found in TCP/IP literature.

Version #: 1.3.0 7/20/2021

Table 14.5: Ethernet IP Package Title Expected by the EDCL

The following is required for successful communication with the EDCL: A correct destination MAC address as set by the generics, an Ethernet type field containing 0x0806 (ARP) or 0x0800 (IP). The IP-address is then compared with the value determined by the generics for a match. The IP-header checksum and identification fields are not checked. There are a few restrictions on the IP-header fields. The version must be four and the header size must be 5 B (no options). The protocol field must always be 0x11 indicating a UDP packet. The length and checksum are the only IP fields changed for the reply.

The EDCL only provides one service at the moment and it is not required to check the UDP port number. The reply will have the original source port number in both the source and destination fields. UDP checksum is not used and the checksum field is set to zero in the replies.

The UDP data field contains the EDCL application protocol fields. **Table 14.6** shows the application protocol fields (data field excluded) in packets received by the EDCL. The 16-bit offset is used to align the rest of the application layer data to word boundaries in memory and can thus be set to any value. The R/W field determines whether a read (0) or a write(1) should be performed. The length field contains the number of bytes to be read or written. If R/W is one the data field shown **Table 14.6** contains the data to be written. If R/W is zero the data field is empty in the received packets. **Table 14.7** shows the application layer fields of the replies from the EDCL. The length field is always zero for replies to write requests. For read requests it contains the number of bytes of data contained in the data field.

Table 14.6: EDCL Application Layer Fields in Received Frames

Table 14.7: Application Layer Fields in Transmitted Frames

The EDCL implements a Go-Back-N algorithm providing reliable transfers. The 14-bit sequence number in received packets is checked against an internal counter for a match. If they do not match, no operation is performed and the ACK/NAK field is set to 1 in the reply frame. The reply frame contains the internal counter value in the sequence number field. If the sequence number matches, the operation is performed, the internal counter value is stored in the sequence number field, the ACK/NAK field is set to 0 in the reply and the internal counter is incremented. The length field is always set to 0 for ACK/ NAK=1 frames. The unused field is not checked and is copied to the reply. It can be set to hold for example some extra identifier bits if needed.

14.2.15.3 EDCL IP and Ethernet Address Settings

The default value of the EDCL IP and MAC address is 192.168.0.64. The IP address can later be changed by software, but the MAC address is fixed.

14.2.15.4 EDCL Buffer Size

The EDCL has a dedicated internal buffer memory which stores the received packets during processing. The size of this buffer is determined by the ETHCTR.BS[2:0] field in the Ethernet Control Register.

14.2.16 Independent Interfaces

There are several interfaces defined between the MAC sublayer and the physical layer. The GRETH supports the Media Independent Interface. The MII was defined in the 802.3 standard and is most commonly supported. The Ethernet interface has been implemented according to this specification and uses 16 signals.

14.2.17 Software Drivers

Drivers for the GRETH MAC are provided for the following operating systems: RTEMS, eCos, uClinux and Linux. The drivers are freely available in full source code under the GPL license from Frontgrade Gaisler.

14.3 Registers

The core is programmed through registers mapped into APB address space.

Table 14.8: GRETH Registers

ETHCTR Address = 0x8000_0E00

Figure 14.6: Ethernet Control Register

Version #: 1.3.0 7/20/2021

Table 14.9: Description of Ethernet Control Register

Version #: 1.3.0 7/20/2021

Figure 14.7: GRETH Status and Interrupt Source Register

Table 14.10: Description of GRETH Status and Interrupt Source Register

Version #: 1.3.0 7/20/2021

MACMSB Address = 0x8000_0E08 Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R W Reset $[00...0]$

Figure 14.8: Ethernet MAC Address MSB

Table 14.11: Description of Ethernet MAC Address MSB

MACLSB Address = 0x8000_0E0C

Figure 14.9: Ethernet MAC Address LSB

Version #: 1.3.0 7/20/2021

Table 14.12: Description of Ethernet MAC Address LSB

ETHMDC Address = 0x8000_0E10 Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R DATA[15:0] W Reset $[-...]$

Figure 14.10: Ethernet MDIO Control and Status Register

Version #: 1.3.0 7/20/2021

Table 14.13: Description of Ethernet MDIO Control and Status Register

ETHTDP Address = 0x8000_0E14

Figure 14.11: Ethernet Transmitter Descriptor Pointer Register

Table 14.14: Description of Ethernet Transmitter Descriptor Pointer Register

ETHRDP Address = 0x8000_0E18

Figure 14.12: Ethernet Receiver Descriptor Pointer Register

Table 14.15: Description of Ethernet Receiver Descriptor Pointer Register

Version #: 1.3.0 7/20/2021

EDCLIP Address = 0x8000_0E1C

Figure 14.13: Ethernet Debug Communication Link Internet Protocol Register

Table 14.16: Description of Ethernet Debug Communication Link Internet Protocol Register

Figure 14.14: Ethernet Debug Communication Link MAC Address MSB Register

Version #: 1.3.0 7/20/2021

Table 14.17: Description of Ethernet Debug Communication Link MAC Address MSB Register

EDCLMACLSB Address = 0x8000_0E2C

Figure 14.15: Ethernet Debug Communication Link MAC Address LSB Register

Table 14.18: Description of Ethernet Debug Communication Link MAC Address LSB Register

Chapter 15: Hardware Debug Support

15.1 Overview

To simplify debugging on target hardware, the LEON 3FT processor implements a debug mode during which the pipeline is idle and the processor is controlled through a special debug interface. The LEON 3FT Debug Support Unit (DSU) is used to control the processor during debug mode. The DSU acts as an AHB slave and can be accessed by any AHB master. An external debug host can therefore access the DSU through several different interfaces. Such an interface can be a serial UART (RS232), JTAG, PCI, SPW, or Ethernet.

Figure 15.1: LEON 3FT DSU Connection

15.2 Operation

Through the DSU AHB slave interface, the AHB masters listed above can access the processor registers and the contents of the instruction trace buffer. The DSU control registers can be accessed at any time, while the processor registers, caches and trace buffer can only be accessed when the processor has entered debug mode. In debug mode, the processor pipe- line is held and the processor state can be accessed by the DSU. Entering the debug mode can occur on the following events:

- Executing a breakpoint, i.e., Trap Always instruction (ta 1)
- Integer unit hardware breakpoint/watchpoint hit (trap 0x0B)
- Rising edge of the external break signal (DSUBRE)
- Setting the Break-Now (BN) bit in the DSU Break and Single-Step Register
- A trap that would cause the processor to enter error mode
- Occurrence of any, or a selection of traps, as defined in the DSU Control Register
- After a single-step operation
- DSU breakpoint hit

Debug mode can only be entered when the debug support unit is enabled by setting the DSUEN pin high. When debug mode is entered, the following actions are taken:

- PC and nPC are saved in temporary registers (accessible by the debug unit)
- An output signal (DSUACT) is asserted to indicate the debug state
- The timer unit is (optionally) stopped to freeze the LEON 3FT timers and watchdog

The instruction that caused the processor to enter debug mode is not executed and the processor state is kept unmodified. Execution is resumed by clearing the BN bit in the DSU Control Register or by de-asserting DSUEN. The timer unit will be reenabled and execution continues from the saved PC and nPC. Debug mode can also be entered after the processor has entered error mode. For instance, when an application has terminated and halted the processor error mode can be reset and the processor restarted at any address.

When a processor is in debug mode, accesses to the ASI diagnostic area are forwarded to the IU, which performs accesses with the ASI equal to value in the DSU ASI Diagnostic Register and address consisting of 20 least-significant bits of the original address.

15.3 AHB Trace Buffer

The AHB trace buffer consists of a circular buffer that stores AHB data transfers. The address, data, and various control signals of the AHB bus are stored and can be read out for later analysis. The trace buffer is 128 bits wide and 256 lines deep. The information stored is indicated in the Table 15.1 below.

Version #: 1.3.0 7/20/2021

Table 15.1: AHB Trace Buffer Allocation

In addition to the AHB signals, the DSU time tag counter is also stored in the trace. The trace buffer is enabled by setting the Enable (EN) bit in the AHB Trace Buffer Control Register. Each AHB transfer is then stored in the buffer in a circular manner. The address to which the next transfer is written is held in the Trace Buffer Index Register and is automatically incremented after each transfer. Tracing is stopped when the EN bit is cleared, or when an AHB breakpoint is hit. Tracing is temporarily suspended when the processor enters debug mode. Neither the trace buffer memory nor the breakpoint registers (see below) can be read/written by software when the trace buffer is enabled.

15.4 Instruction Trace Buffer

The instruction trace buffer consists of a circular buffer that stores executed instructions. The instruction trace buffer is located in the processor and read out via the DSU. The trace buffer is 128 bits wide and 256 lines deep. The information stored is indicated in the **Table 15.2** on the next page.

Version #: 1.3.0 7/20/2021

Table 15.2: Instruction Trace Buffer Allocation

During tracing, one instruction is stored per line in the trace buffer with the exception of multi-cycle instructions. Multicycle instructions are entered two or three times in the trace buffer. For store instructions, bits 63:32 correspond to the store address on the first entry and to the stored data on the second entry (and the third in case of an STD instruction). Bit 126 is set on the second and third entry to indicate this. A double load (LDD) instruction is entered twice in the trace buffer with bits 63:32 containing the loaded data. Multiply and divide instructions are entered twice, but only the last entry contains the result. Bit 126 is set for the second entry. For FPU operation producing a doubleprecision result, the first entry puts the most-significant 32 bits of the results in bits 63:32, while the second entry puts the least-significant 32 bits in this field.

When the processor enters debug mode, tracing is suspended. The trace buffer and the AHB Trace Buffer Control Register can be read and written to, while the processor is in debug mode. During instruction tracing (processor in normal mode), the trace buffer and the AHB Trace Buffer Control Register cannot be accessed.

15.5 DSU Memory Map

The DSU memory map can be seen in **Table 15.3** below. The base address is 0x90000000.

Table 15.3: DSU Memory Map

Version #: 1.3.0 7/20/2021

The addresses of the IU registers are calculated as follows:

- %on: 0x90300000 + (((psr.cwp $*$ 64) + 32 + $n*4$) mod 128)
- %ln: 0x90300000 + (((psr.cwp * 64) + 64 + $n*4$) mod 128)
- %in: 0x90300000 + (((psr.cwp * 64) + 96 + *n**4) mod 128)
- \cdot %gn: 0x90300000 + 128 + n $*$ 4
- %fn: 0x90301000 + *n**4

15.6 DSU Registers

15.6.1 DSU Control Register

The DSU is controlled by the DSU control register:

Figure 15.2: DSU Control Register

Table 15.4: Description of DSU Control Register

15.6.2 DSU Break and Single Step Register

This register is used to break or single-step the processor:

Figure 15.3: DSU Break and Single-Step Register

Table 15.5: Description of DSU Break and Single-Step Register

15.6.3 DSU Trap Register

The DSU trap register is a read-only register that indicates which SPARC trap type that caused the processor to enter debug mode. When debug mode is force by setting the BN bit in the DSU control register, the trap type will be 0xb (hardware watchpoint trap).

Figure 15.4: DSU Trap Register

Table 15.6: Description of DSU Trap Register

15.6.4 DSU Trace Buffer Time Tag Counter Register

The trace buffer time tag counter increments each clock as long as the processor is running. The counter is stopped when the processor enters debug mode and restarted when execution is resumed. The value is used as time tag in the instruction and AHB trace buffer.

Figure 15.5: DSU Trace Buffer Time Tag Counter Register

Table 15.7: Description of DSU Trace Buffer Time Tag Counter Register

15.6.5 DSU ASI Diagnostic Access Register

The DSU performs diagnostic accesses to different ASI areas. The value in the ASI diagnostic access register is used as ASI while the address is supplied from the DSU.

Figure 15.6: DSU ASI Diagnostic Access Register

Version #: 1.3.0 7/20/2021

Table 15.8: Description of DSU ASI Diagnostic Access Register

15.6.6 AHB Trace Buffer Control Register

The AHB trace buffer is controlled by the AHB Trace Buffer Control Register:

Figure 15.7: AHB Trace Buffer Control Register

Table 15.9: Description of AHB Trace Buffer Control Register

15.6.7 AHB Trace Buffer Index Register

The AHB trace buffer index register contains the address of the next trace line to be written.

Figure 15.8: AHB Trace Buffer Index Register

Table 15.10: Description of AHB Trace Buffer Index Register

15.6.8 AHB Trace Buffer Breakpoint Registers

The DSU contains two breakpoint registers for matching AHB addresses. A breakpoint hit is used to freeze the trace buffer by automatically clearing the enable bit. Freezing can be delayed by programming the DCNT field in the trace buffer control register to a non-zero value. In this case, the DCNT value decrements for each additional trace until it reaches zero, after which the trace buffer is frozen. A mask register is associated with each breakpoint, allowing breaking on a block of addresses. Only address bits with the corresponding mask bit set to '1' are compared during breakpoint detection. To break on AHB load or store accesses, the LD and/or ST bits should be set.

Version #: 1.3.0 7/20/2021

ATBAR1,ATBAR2 Address = 0x9000_0050, 0x9000_0058

Figure 15.9: AHB Trace Buffer Breakpoint Address Register 1 and 2

Table 15.11: Description of AHB Trace Buffer Breakpoint Address Register 1 and 2

ATBBMR1, ATBBMR2 Address = 0x9000_0054, 0x9000_005C

Figure 15.10: AHB Trace Buffer Breakpoint Address Mask 1 and 2

Table 15.12: Description of AHB Trace Buffer Breakpoint Mask Register 1 and 2

15.6.9 Instruction Trace Control Registers

The instruction trace control register contains a pointer that indicates the next line of the instruction trace buffer to be written.

Figure 15.11: Instruction Trace Control Register

Table 15.13: Description of Instruction Trace Control Register

Chapter 16: Serial Debug Link

16.1 Overview

The serial debug link consists of a UART connected to the AHB bus as a master as shown in the Figure 16.1 below. A simple communication protocol is supported to transmit access parameters and data. Through the communication link, a read or write transfer can be generated to any address on the AHB bus.

Figure 16.1: Debug UART Block Diagram

16.2 Operation

16.2.1 Transmission Protocol

The debug UART supports simple protocol where commands consist of a control byte, followed by a 32-bit address, followed by optional write data. A Write access does not return any response, while a read access returns only the read data. Data is sent on 8-bit basis as shown below.

Figure 16.2: Debug UART Data Frame

Version #: 1.3.0 7/20/2021

Figure 16.3: Debug UART Commands

Block transfers can be performed by setting the length field to n-1, where n denotes the number of transferred words. For write accesses, the control byte and address is sent once, followed by the number of data words to be written. The address is automatically incremented after each data word. For read accesses, the control byte and address is sent once and the corresponding number of data words is returned.

16.2.2 Baud Rate Generator

The debug UART contains a 18-bit down-counting scaler to generate the desired baud-rate. The scaler is clocked by the system clock and generates a UART tick each time it underflows. The scaler is reloaded with the value of the UART scaler reload register after each underflow. The resulting UART tick frequency should be eight times the desired baud-rate.

If not programmed by software, the baud rate will be automatically discovered. This is done by searching for the shortest period between two falling edges of the received data (corresponding to two bit periods). When three identical two-bit periods have been found, the corresponding scaler reload value is latched into the reload register, and the Baud Rate Lock (BL) bit is set in the UART Control Register. If the BL bit is reset by software, the baud rate discovery process is restarted. The baud rate discovery is also restarted when a 'break' or framing error is detected by the receiver, allowing the system to change the baud rate from the external transmitter. For proper baud rate detection, the value 0x55 should be transmitted to the receiver after reset or after sending a break.

The best scaler value for manually programming the baudrate can be calculated as follows:

```
scaler = (((system_clk*10)/ (baudrate*8))-5)/10
```
16.3 Registers

The debug UART can be programmed through the registers mapped into APB address space.

Version #: 1.3.0 7/20/2021

Table 16.1: Description of Debug UART Register Address

SDLCTR Address = 0x8000_0704

Figure 16.4: Debug UART Control Register

Table 16.2: Description of Debug UART Control Register

Version #: 1.3.0 7/20/2021

Figure 16.5: Debug UART Status Register

Table 16.3: Description of Debug UART Status Register

Version #: 1.3.0 7/20/2021

Figure 16.6: Debug UART Scaler Reload Register

Table 16.4: Description of Debug UART Scaler Reload Register

Chapter 17: JTAG Debug Link

17.1 Overview

The JTAG debug interface provides access to the AMBA AHB bus through JTAG. The JTAG debug interface implements a simple protocol that translates JTAG instructions to AHB transfers. Through this link, a read or write transfer can be generated to any address on the AHB bus.

Figure 17.1: JTAG Debug Link Block Diagram

17.2 Operation

17.2.1 Transmission Protocol

The JTAG Debug link decodes two JTAG instructions and implements two JTAG data registers: the JTAG Debug Link Command and Address Register and Data Register. A read access is initiated by setting the Write bit, and the SIZE and AHB_ADDRESS fields of the Command and Address Register and shifting out the data over the JTAG port. The AHB read access is performed and data is ready to be shifted out of the Data Register. Write accesses are performed by setting the Write bit, and the SIZE and AHB_ADDRESS fields of the Command and Address Register, followed by shifting in write data into the Data Register. Sequential transfers can be performed by shifting in command and address for the transfer start address and setting the SEQ bit in Data Register for subsequent accesses. The SEQ bit increments the AHB address for the subsequent access. Sequential transfers should not cross a 1 KB boundary. Sequential transfers are always word based.

Version #: 1.3.0 7/20/2021

JDLCAR

Figure 17.2: JTAG Debug Link Command and Address Register

Table 17.1: Description of JTAG Debug Link Command and Address Register

Version #: 1.3.0 7/20/2021

JDLDR

Figure 17.3: JTAG Debug Link Data Register

Table 17.2: Description of JTAG Debug Link Data Register

17.2.2 Registers

The core does not implement any registers mapped in the AMBA AHB or APB address space.

17.3 Boundary Scan

The JTAG Tap controller supports boundary scan to permit board level interconnect and diagnostic through a JTAG chain. The JTAG TAP controller supports nine instructions: SAMPLE, PRELOAD, BYPASS, EXTEST, INTEST, Highz, IDCODE, AHBADDR, and AHBDATA. The IDCODE will be read as 0x10699649.

The boundary scan consists of 1 cell bypass, 32 cell IDCODE, 35 cell AHBADDR, 33 cell AHBDATA, and 478 cell scan chain registers. Each register is operated based on the instruction code loaded the TAP controller. The clock frequency for operating the boundary scan is 10MHz. A Boundary Scan Descriptive Language (BSDL) file providing details on the boundary scan operations is available a[t www.frontgrade.com/LEON.](http://www.frontgrade.com/LEON)

Chapter 18: CLKGATE Clock Gating Unit

18.1 Overview

The CLKGATE clock gating unit provides a means to save power by disabling the clock to unutilized core blocks. The unit can enable and disable up to eight individual clock signals or reset the core state and registers to default.

18.2 Operation

The operation of the clock gating unit is controlled through three registers: the unlock, the clock enables, and the core reset registers. The clock enable register defines if a clock is enabled or disabled. A '1' in a bit location enables the corresponding clock, while a '0' disables the clock. The core reset register resets each core to a default state. A reset will be generated as long as the corresponding bit is set to '1'. The bits in clock enable and core reset registers can only be written when the corresponding bit in the unlock register is 1. If the bit in the unlock register is 0, the corresponding bits in the clock enable and core reset registers cannot be written.

To gate the clock for a core, the following procedure should be applied:

- 1. Disable the core through software to make sure it does not initialize any AHB accesses.
- 2. Write 1 to the corresponding bit in the unlock register.
- 3. Write 1 to the corresponding bit in the core reset register.
- 4. Write 0 to the corresponding bit in the clock enable register.
- 5. Write 0 to the corresponding bit in the unlock register.

To enable the clock for a core, the following procedure should be applied:

- 1. Write 1 to the corresponding bit in the unlock register.
- 2. Write 1 to the corresponding bit in the core reset register.
- 3. Write 1 to the corresponding bit in the clock enable register.
- 4. Write 0 to the corresponding bit in the core reset register.
- 5. Write 0 to the corresponding bit in the unlock register.

The clock gating unit directly controls the clock and reset lines for peripheral units without any guards in place that check if the peripheral unit is idle. If a peripheral is disabled in the middle of a bus transaction this can lead to a system freeze that requires a full system reset to resolve. Because of this it is not recommended to disable units via the clock gating unit unless the peripheral being clock gated off is guaranteed to be in idle state.

The cores connected to the clock gating unit are defined in the **Table 18.1** on the next page:

Version #: 1.3.0 7/20/2021

Table 18.1: Clocks Controller by CLKGATE Unit

18.3 Registers

Table 18.2 shows the clock gating unit registers. The base address for the registers is 0x80000600.

Table 18.2: Clocks Unit Control Registers

NOTE: The clock for the GR1553B is disabled after reset and must be enabled before the unit can be used.

Chapter 19: SPI Controller (Only applicable to the UT700)

19.1 Overview

The SPI controller provides a link between the AMBA APB bus and the Serial Peripheral Interface (SPI) bus. The SPI core is controlled through the APB address space and can only work as master. The SPI bus parameters are highly configurable via registers. The controller has configurable word length, bit ordering and clock gap insertion.

19.2 Operation

19.2.1 SPI Transmission Protocol

The SPI bus is a full-duplex synchronous serial bus. Transmission starts when the clock line SPICLK transitions from its idle state. Data is transferred from the master through the Master-Output-SlaveInput (SPIMOSI) signal and from the slave through the Master-Input-Slave-Output (SPIMISO) signal. In a system with only one master and one slave, the Slave Select input of the slave may be always active and the master does not need to have a slave select output.

During a transmission on the SPI bus, data is either changed or read at a transition of SPICLK. If data has been read at edge n, data is changed at edge n+1. If data is read at the first transition of SPICLK the bus is said to have clock phase 0 and if data is changed at the first transition of SPICLK, the bus has clock phase 1. The idle state of SPICLK may be either high or low. If the idle state of SPICLK is low, the bus has clock polarity 0 and if the idle state is high the clock polarity is 1. The combined values of clock polarity (CPOL) and clock phase (CPHA) determine the mode of the SPI bus. **Figure 19.2** shows one byte (0x55) being transferred MSb first over the SPI bus under the four different modes.

Note: The idle state of the SPIMOSI line is '1' and that CPHA = 0 means that the devices must have data ready before the first transition of SPICLK. The figure does not include the SPIMISO signal, the behavior of this line is the same as for the SPIMOSI signal.

Version #: 1.3.0 7/20/2021

Figure 19.2: SPI Transfer of Byte 0x55 in All Modes

19.2.2 Receive and Transmit Queues

The core's transmit queue consists of the transmit register and the transmit FIFO. The receive queue consists of the receive register and the receive FIFO. The total number of words that can exist in each queue is thus the FIFO depth plus one.

When the core has one or more free slots in the transmit queue, it asserts the Not full (NF) bit in the event register. Software may only write to the transmit register when this bit is asserted. When the core has received a word, as defined by word length (LEN) in the Mode register, it places the data in the receive queue. When the receive queue has one or more elements stored the Event register bit Not empty (NE) will be asserted. The receive register will only contain valid data if the Not empty bit is asserted and software should not access the receive register unless this bit is set. If the receive queue is full and the core receives a new word, an overrun condition occurs. The received data will be discarded and the Overrun (OV) bit in the Event register will be set.

19.2.3 Clock Generation

The core only generates the clock in master mode, the generated frequency depends on the system clock frequency and the Mode register fields DIV16, FACT, and PM. Without DIV16 the SPICLK frequency is:

SCK Frequency = AMBAClockFrequency (4 - (2 * FACT)) * (PM + 1)

With DIV16 enabled the frequency of SPICLK is derived through:

SCK Frequency = AMBAClockFrequency (16 - (4 - **(2 * FACT)) * (PM + 1)**

NOTE: The fields of the Mode register, which includes DIV16, FACT and PM, should not be changed when the core is enabled. If the FACT field is set to 1 the core's register interface is compatible with the register interface found in MPC83xx SoCs. If the FACT field is set to 0, the core can generate an SPICLK clock with higher frequency.

19.2.4 Operation (Master-Only)

Master operation transmits a word when there is data available in the transmit queue. When the transmit queue is empty, the core drives SPICLK to its idle state.

19.3 Registers

The core is programmed through registers mapped into APB address space.

Table 19.1: SPI Controller Registers

SPICPR Address = 0x8010_0100 Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R SSSZ[7:0] MXL[3:0] SSEN W Reset 0x01 0000 000 1

Figure 19.3: SPI Controller Capability Register

Table 19.2: Description of SPI Controller Capability Register

Version #: 1.3.0 7/20/2021

Version #: 1.3.0 7/20/2021

SPIMD Address = 0x8010_0120 Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R LOOP | CPOL | CPHA | DIV16 | REVD | MS | EN | | LEN[3:0] | | | PM[3:0] W Reset 0 0 0 0 0 0 1 0 0000 0000

Figure 19.4: SPI Controller Mode Register

Table 19.3: Description of SPI Controller Mode Register

UT699E/UT700

Version #: 1.3.0 7/20/2021

Version #: 1.3.0 7/20/2021

SPIER Address = 0x8010_0124

Figure 19.5: SPI Controller Event Register

Table 19.4: Description of SPI Controller Event Register

SPIMR Address = 0x8010_0128

Figure 19.6: SPI Controller Mask Register

Table 19.5: Description of SPI Controller Mask Register

SPICCR Address = 0x8010_012C

Figure 19.7: SPI Controller Command Register

Version #: 1.3.0 7/20/2021

Table 19.6: Description of SPI Controller Command Register

SPITR Address = 0x8010_0130

Figure 19.8: SPI Controller Transmit Register

Table 19.7: Description of SPI Controller Transmit Register

Figure 19.9: SPI Controller Receive Register

Table 19.8: Description of SPI Controller Receive Register

Chapter 20: Dual Redundant MTL-STD-1553B Interface (GR1553B) (Only applicable to the UT700)

20.1 Overview

This interface core connects the AMBA AHB/APB bus to a dual redundant MIL-STD-1553B bus and can operate as a Bus Controller, Remote Terminal or Bus Monitor.

MIL-STD-1553B is a bus standard for transferring data between up to 32 devices over a shared (typically dual-redundant) differential wire. The bus is designed for predictable real-time behavior and fault-tolerance. The raw bus data rate is fixed at 1 Mbit/s, giving a maximum payload data rate of around 770 Kbit/s.

One of the terminals on the bus is the Bus Controller (BC) which controls all traffic on the bus. The other terminals are Remote Terminals (RTs), which act on commands issued by the bus controller. Each RT is assigned a unique address between 0-30. In addition, the bus may have passive Bus Monitors (BMs) connected. There are 5 possible data transfer commands on the MIL-STD-1553 bus.

- 1. BC-to-RT transfer ("receive")
- 2. RT-to-BC transfer ("transmit")
- 3. RT-to-RT transfer
- 4. Broadcast BC-to-RTs
- 5. Broadcast RT-to-RTs

Each transfer can contain 1-32 data words, each16 bits wide.

The bus controller can also send "mode codes" to the RTs to perform administrative tasks such as time synchronization and reading out terminal status.

20.2 Electrical Interface

The core is connected to the MIL-STD-1553B bus wire through single or dual transceivers, isolation transformers and transformer or stub couplers as shown in Figure 20.1. If single-redundancy is used, the unused bus receives P/N signals should be tied both-high or both-low. The transmit/receive enables may be inverted on some transceivers. See the standard and the respective component's data sheets for more information on the electrical connection.

Figure 20.1: Interface between Core and MIL-STD-1553B Bus (Dual-Redundant, transformer Coupled)

20.3 Operation

20.3.1 Operation Modes

The core contains three separate control units for the Bus Controller, Remote Terminal and Bus Monitor handling, with a shared 1553 codec. The operating mode of the core is controlled by starting and stopping of these units via register writes. At power-up, the GR1553B clock is disabled rendering the BC and RT inoperative.

The BC and RT parts of the core cannot be active on the 1553 bus at the same time. While the BC is running or suspended, only the BC (and possibly BM) has access to the 1553 bus, and the RT can only receive and respond to commands when both the BC schedules are completely stopped (not running or even suspended).

The Bus Monitor, however, is only listening on the codec receivers and operates regardless of the enabled/disabled state of the other two parts.

20.3.2 Register Interface

The core is configured and controlled through control registers accessed over the APB bus. Each of the BC, RT, and BM parts has a separate set of registers, plus there is a small set of shared registers.

Some of the control register fields for the RT are protected using a 'key', a field in the same register that has to be written with a certain value for the write to take effect. The purpose of the keys is to give RT/BM designers a way to ensure that the software can not interfere with the bus traffic by enabling the BC or changing the RT address. If the software is built without knowledge of the key to a certain register, it is very unlikely that it will accidentally perform a write with the correct key to that control register.

20.3.3 Interrupting

The core has one interrupt output which can be generated from several different source events. Which events should cause an interrupt can be controlled through the IRQ Enable Mask register.

20.3.4 MIL-STD-1553 Codec

The core's internal codec receives and transmits data words on the 1553 bus and generates and checks sync patterns and parity. Loop-back checking logic checks that each transmitted word is also seen on the receive inputs. If the transmitted word is not echoed back, the transmitter stops and signals an error condition which is then reported back to the user.

20.4 Bus Controller Operation

20.4.1 Overview

When operating as Bus Controller, the core controls message transactions on the MIL-STD-1553 bus.

This mode works based on a scheduled transfer list concept. The software sets up a sequence of transfer descriptors and branches, data buffers for send and receive data and an IRQ pointer ring buffer in the available memory space. When the schedule is started (through a BC action register write), the core processes the list, performs the transfers one after another and writes resulting status into the transfer list and incoming data into the corresponding buffers.

20.4.2 Timing Control

When operating as Bus Controller, the core controls message transactions on the MIL-STD-1553 bus.

In each transfer descriptor in the schedule is a "slot time" field. If the scheduled transfer finishes sooner than its slot time, the core pauses the remaining time before scheduling the next command. This allows the user to accurately control the message timing during a communication frame.

If the transfer uses more than its slot time, the overshooting time will be subtracted from the following command's time slot. The following command may in turn borrow time from the following command and so on. The core can keep track of up to one second of borrowed time and will not insert pauses again until the balance is positive, except for inter-message gaps and pauses that the standard requires.

If you wish to execute the schedule as fast as possible you can set all slot times in the schedule to zero. If you want to group a number of transfers you can move all the slot time to the last transfer.

The schedule can be stopped or suspended by writing into the BC action register. When suspended, the schedule's time will still be accounted so that the schedule timing will still be correct when the schedule is resumed. When stopped, on the other hand, the schedule's timers will be reset.

20.4.3 Bus Selection

Each transfer descriptor has a bus selection bit that allows you to control on which one of the two redundant buses ('0' for bus A, '1' for bus B) the transfer occurs.

Another way to control the bus usage is through the per-RT bus swap register which has one register bit for each RT address. Writing a '1' to a bit in the register inverts the meaning of the bus selection bit for all transfers to the corresponding RT, so '0' now means bus 'B' and '1' means bus 'A'. This allows you to switch all transfers to one or a set of RTs over to the other bus with a single register write and without having to modify any descriptors.

The hardware determines which bus to use by taking the exclusive-or of the bus swap register bit and the bus selection bit. Normally, it only makes sense to use one of these two methods for each RT, either the bus selection bit is always zero and the swap register is used, or the swap register bit is always zero and the bus selection bit is used.

If the bus swap register is used for bus selection, the store-bus descriptor bit can be enabled to automatically update the register depending on transfer outcome. If the transfer succeeded on bus A, the bus swap register bit is set to '0', if it succeeds on bus B, the swap register bit is set to '1'. If the transfer fails, the bus swap register is set to the opposite value.

20.4.4 Secondary Transfer List

The core can be set up with a secondary "asynchronous" transfer list with the same format as the ordinary schedule. This transfer list can be commanded to start at any time during the ordinary schedule. While the core is waiting for a scheduled command's slot time to finish, it checks if the next asynchronous transfer's slot time is lower than the remaining sleep time. In that case, the asynchronous command will be scheduled.

If the asynchronous command doesn't finish in time, time will be borrowed from the next command in the ordinary schedule. In order to not disturb the ordinary schedule, the slot time for the asynchronous messages must be set to pessimistic values.

The exclusive bit in the transfer descriptor can be set if one does not want an asynchronous command scheduled during the sleep time following the transfer.

Asynchronous messages will not be scheduled while the schedule is waiting for a sync pulse or the schedule is suspended and the current slot time has expired since it is not known when the next scheduled command will start.

20.4.5 Interrupt Generation

Each command in the transfer schedule can be set to generate an interrupt after certain transfers have completed, with or without error. Invalid command descriptors always generate interrupts and stop the schedule. Before a transfer-triggered interrupt is generated, the address to the corresponding descriptor is written into the BC transfer-triggered IRQ ring buffer and the BC Transfer-triggered IRQ Ring Position Register is incremented.

A separate error-interrupt signals DMA errors. If a DMA error occurs when reading/writing descriptors, the executing schedule will be suspended. DMA errors in data buffers cause the corresponding transfer to fail with an error code (see **Table 20.4**).

Whether any of these interrupt events actually cause an interrupt request on the AMBA bus is controlled by the IRQ Mask Register setting.

20.4.6 Transfer List Format

The BC's transfer list is an array of transfer descriptors mixed with branches as shown in **Table 20.3.** Each entry has to be aligned to start on a 128-bit (16-byte) boundary. The two unused words in the branch case are free to be used by software to store arbitrary data.

Table 20.1: GR1553B Transfer Descriptor Format

Version #: 1.3.0 7/20/2021

Figure 20.2: GR1553B BC Transfer Descriptor Word 0

Table 20.2: Description of GR1553B BC Transfer Descriptor Word 0

Version #: 1.3.0 7/20/2021

Figure 20.3: GR1553B BC Transfer Descriptor Word 1

Table 20.3: Description of GR1553B BC Transfer Descriptor Word 1

Version #: 1.3.0 7/20/2021

Figure 20.4: GR1553B BC Transfer Descriptor Result Word

Table 20.4: Description of GR1553B BC Transfer Descriptor Result Word

Version #: 1.3.0 7/20/2021

∗ Error code 011 is issued only when the number of data words matches the success case, otherwise code 100 is used. Error code 011 can be issued for a correctly executed "transmits last command" or "transmit last status word" mode code since these commands does not reset the status word.

Table 20.5: GR1553B BC Transfer Configuration Bits for Different Transfer Types

* The standard allows using either of sub-address 0 or 31 for mode commands. The branch condition word is formed as shown in **Table 20.6**.

Version #: 1.3.0 7/20/2021

Figure 20.5: GR1553B Branch Condition Word

Table 20.6: Description of GR1553B Branch Condition Word

NOTE: You can get a constant true condition by setting MODE=0 and STCC=0xFF, and a constant false condition by setting STCC=0x00. 0x800000FF can thus be used as an end-of-list marker.

20.5 Remote Terminal Operation

20.5.1 Overview

When operating as Remote Terminal, the core acts as a slave on the MIL-STD-1553B bus. It listens for requests to its own RT address (or broadcast transfers), checks whether they are configured as legal and, if legal, performs the corresponding transfer or, if illegal, sets the message error flag in the status word. Legality is controlled by the sub-address control word for data transfers and by the mode code control register for mode codes.

To start the RT, set up the sub-address table and log ring buffer, and then write the address and RT enable bit in the RT Configuration Register.

20.5.2 Data Transfer Handling

The Remote Terminal mode uses a three-level structure to handle data transfer DMA. The top level is a sub-address table, where each sub-address has a sub-address control word, and pointers to a transmit descriptor and a receive descriptor. Each descriptor in turn contains a descriptor control/status word, pointer to a data buffer and a pointer to a next descriptor, forming a linked list or ring of descriptors. Data buffers can reside anywhere in memory with 16-bit alignment.

When the RT receives a data transfer request, it checks in the sub-address table that the request is legal. If it is legal, the transfer is then performed with DMA to or from the corresponding data buffer. After a data transfer, the descriptor's control/status word is updated with success or failure status and the sub-address table pointer is changed to point to the next descriptor.

If logging is enabled, a log entry will be written into a log ring buffer area. A transfer-triggered IRQ may also be enabled. To identify which transfer caused the interrupt, the RT Event Log IRQ Position points to the corresponding log entry. For that reason, logging must be enabled in order to enable interrupts.

If a request is legal, but cannot be fulfilled, either because there is no valid descriptor ready or because the data cannot be accessed within the required response time, the core signals a RT table access error interrupt and not respond to the request. Optionally, the terminal flag status bit can be automatically set on these error conditions.
Version #: 1.3.0 7/20/2021

Figure 20.6: RT Sub Address Data Structure Example Diagram

20.5.3 Mode Codes

Any of the MIL-STD-1553B mode codes that are legal and should be logged and interrupted are controlled by the RT Mode Code Control register. As for data transfers, to enable interrupts, you must also enable logging. Inhibit mode codes are controlled by the same fields as their non-inhibit counterpart and mode codes that can be broadcast have two separate fields to control the broadcast and non-broadcast variants. The different mode codes and the corresponding action taken by the RT are tabulated below. Some mode codes do not have a built-in action, so they need to be implemented in software if desired. The relation between each mode code to the fields in the RT Mode Code control register is shown.

Table 20.7: RT Mode Code

Version #: 1.3.0 7/20/2021

20.5.4 Event Log

The event log is a ring of 32-bit entries, each entry having the format given in **Table 20.8.**

NOTE: For data transfers, bits 23-0 in the event log are identical to bits 23-0 in the descriptor status word.

Version #: 1.3.0 7/20/2021

Figure 20.7: GR1553B RT Event Log Entry Format

Table 20.8: Description of GR1553B RT Event Log Entry Format

20.5.5 Sub Address Table Format

Table 20.9: Description of GR1553B RT Sub Address Table for Sub Address Number N, (0<N<31)

NOTE: The table entries for mode code sub-addresses 0 and 31 are never accessed by the core.

GRRTSATCW Offset = 0x00

Figure 20.8: GR1553B RT Sub Address Table Control Word

Version #: 1.3.0 7/20/2021

Table 20.10: Description of GR1553B RT Sub Address Table Control Word

Table 20.11: Description of GR1553B RT Descriptor Format

GRRTDCSW Offset = 0x00

Figure 20.9: GR1553B RT Descriptor Control and Status Word

Version #: 1.3.0 7/20/2021

Table 20.12: Description of GR1553B RT Descriptor Control and Status Word

20.6 Bus Monitor Operation

20.6.1 Overview

The Bus Monitor (BM) can be enabled by itself, or in parallel to the BC or RT. The BM acts as a passive logging device, writing received data with time stamps to a ring buffer.

Transfers can be filtered per RT address and per sub-address or mode code and the filter conditions are logically AND:ed. If all bits of the three filter registers and bits 2-3 of the control register are set to '1', the BM core logs all words that are received on the bus.

In order to filter on sub-address/mode code, the BM has logic to track 1553 words belonging to the same message. All 10 message types are supported. If an unexpected word appears, the filter logic restarts. Data words not appearing to belong to any message can be logged by setting a bit in the control register.

The filter logic can be manually restarted by setting the BM enable bit low and then back to high. This feature is mainly to improve testability of the BM itself.

20.6.2 No-Response Handling

Due to the nature of the MIL-STD-1553B protocol, ambiguity can arise when the sub-address or mode code filters are used, an RT is not responding on a sub-address and the BC then commands the same RT again on sub-address 8 or mode code indicator 0 on the same bus. This leads to the second command word being interpreted as a status word and filtered out.

The BM uses the instrumentation bit and RESERVED bits to disambiguate, which means that this case never occurs when sub-addresses 1-7, 16-30 and mode code indicator 31 are used. Also, this case does not occur if only the RT address filter is used.

20.6.3 Log Entry Format

Each log entry is two 32-bit words

Figure 20.10: GR1553B BM Log Entry Word 0

Table 20.13: Description of GR1553B BM Log Entry Word 0

Version #: 1.3.0 7/20/2021

GRBMLW1 Offset = 0x04 **Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16** R 0 BUS WST[1:0] WTP \qquad BUS \qquad WST[1:0] \qquad WTP W Reset 0 [00…0] 0 00 0

Figure 20.11: GR1553B BM Log Entry Word 1

Table 20.14: Description of GR1553B BM Log Entry Word 1

20.7 Clocking and Reset

The 1553 interface requires an external 20 MHz clock fed via the M1553_CLK input. For correct operation, it also requires the system clock frequency to be 10MHz or higher. The system clock and M1553_CLK are not required to be synchronous. A propagation delay of up to one codec clock cycle (50 ns) can be tolerated in each clock-domain crossing signal.

20.8 Registers

The core is programmed through registers mapped into APB address 0x80100000. RESERVED register fields should be written as zeroes and masked out on read.

Version #: 1.3.0 7/20/2021

Table 20.15: MIL-STD-1553B Interface Registers

Table 20.16: MIL-STD-1553B Interface BC-Specific Registers

** Writing has the same effect as writing the next pointer register

Table 20.17: MIL-STD-1553B Interface RT-Specific Registers

* May differ depending on core configuration

*** Reset value is affected by the external RTADDR/RTPAR input signals

Table 20.18: MIL-STD-1553B Interface BM-Specific Registers

Version #: 1.3.0 7/20/2021

GR1553IR Address = 0x80100000

Figure 20.12: GR1553B IRQ Register

Table 20.19: Description of GR1553B IRQ Register

UT699E/UT700

Version #: 1.3.0 7/20/2021

GR1553IER Address = 0x80100004

Figure 20.13: GR1553B IRQ Enable Register

Table 20.20: Description of GR1553B IRQ Enable Register

Figure 20.14: GR1553B Hardware Configuration Register

Table 20.21: Description of GR1553B Hardware Configuration Register

GR1553BCSR Address = 0x80100040

Figure 20.15: GR1553B BC Status and Configuration Register

Version #: 1.3.0 7/20/2021

Table 20.22: Description of GR1553B BC Status and Configuration Register

GR1553BCAR Address = 0x80100044

Figure 20.16: GR1553B BC Action Register

Version #: 1.3.0 7/20/2021

Table 20.23: Description of GR1553B BC Action Register

GR1553BCTP Address = 0x80100048

Figure 20.17: GR1553B BC Transfer List Next Pointer Register

Table 20.24: Description of GR1553B BC Transfer List Next Pointer Register

GR1553BCAP Address = 0x8010004C

Figure 20.18: GR1553B BC Asynchronous List Next Pointer Register

Table 20.25: Description of GR1553B BC Asynchronous List Next Pointer Register

Version #: 1.3.0 7/20/2021

GR1553BCTR Address = 0x80100050

Figure 20.19: GR1553B BC Timer Register

Table 20.26: Description of GR1553B BC Timer Register

NOTE: This register is an optional feature, see BC Status and Configuration Register, bit 30

GR1553BCTW Address = 0x80100054

Figure 20.20: GR1553B BC Timer Wake-up Register

Table 20.27: Description of GR1553B BC Timer Wake-up Register

GR1553BCTI Address = 0x80100058

Figure 20.21: GR1553B BC Transfer-triggered IRQ Ring Position Register

Table 20.28: Description of GR1553B BC Transfer-triggered IRQ Ring Position Register

GR1553BCRS Address = 0x8010005C Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R BRPS[31:16] W Reset $[00...0]$

Figure 20.22: GR1553B BC per-RT Bus Swap Register

Table 20.29: Description of GR1553B BC per-RT Bus Swap Register

GR1553BCTL Address = 0x80100068

Figure 20.23: GR1553B BC Transfer List Current Slot Register

Table 20.30: Description of GR1553B BC Transfer List Current Slot Register

GR1553BCAL Address = 0x8010006C

Figure 20.24: GR1553B BC Asynchronous List Current Slot Register

Table 20.31: Description of GR1553B BC Asynchronous List Current Slot Register

GR1553RTS Address = 0x80100080

Figure 20.25: GR1553B RT Status Register (Read-Only)

Version #: 1.3.0 7/20/2021

Table 20.32: Description of GR1553B RT Status Register (Read-Only)

GR1553RTC Address = 0x80100084

Figure 20.26: GR1553B RT Configuration Register

Table 20.33: Description of GR1553B RT Configuration Register

GR1553RTBS Address = 0x80100088

Figure 20.27: GR1553B RT Bus Status Register

Version #: 1.3.0 7/20/2021

Table 20.34: Description of GR1553B RT Bus Status Register

GR1553RTSW Address = 0x8010008C

Figure 20.28: GR1553B RT Status Register

Table 20.35: Description of GR1553B RT Status Register

GR1553RTSY Address = 0x80100090

Figure 20.29: GR1553B RT Sync Register

Table 20.36: Description of GR1553B RT Sync Register

GR1553RTST Address = 0x80100094

Figure 20.30: GR1553B RT Sub Address Table Base Address Register

Table 20.37: Description of GR1553B RT Sub Address Table Base Address Register

GR1553RTEL Address = 0x801000B4

Figure 20.31: GR1553B RT Event Log Interrupt Position Register

Table 20.38: Description of GR1553B RT Event Log Interrupt Position Register

GR1553RTMC Address = 0x80100098

Figure 20.32: GR1553B RT Mode Code Control Register

Version #: 1.3.0 7/20/2021

Table 20.39: Description of GR1553B RT Mode Code Control Register

NOTE: For each mode code: "00" - Illegal, "01" - Legal, "10" - Legal, log enabled, "11" - Legal, log and interrupt

GR1553RTTT Address = 0x801000A4

Figure 20.33: GR1553B RT Time Tag Control Register

Table 20.40: Description of GR1553B RT Time Tag Control Register

GR1553RTLS Address = 0x801000AC

Figure 20.34: GR1553B RT Event Log Size Mask Register

Table 20.41: Description of GR1553B RT Event Log Size Mask Register

GR1553RTELP Address = 0x801000B0

Figure 20.35: GR1553B RT Event Log Position Register

Table 20.42: Description of GR1553B RT Event Log Position Register

GR1553BMS Address = 0x801000C0

Figure 20.36: GR1553B BM Status Register

Table 20.43: Description of GR1553B BM Status Register

GR1553BMC Address = 0x801000C4

Figure 20.37: GR1553B BM Control Register

Version #: 1.3.0 7/20/2021

Table 20.44: Description of GR1553B BM Control Register

GR1553BMAF Address = 0x801000C8

Figure 20.38: GR1553B BM RT Address Filter Register

Table 20.45: Description of GR1553B BM RT Address Filter Register

Version #: 1.3.0 7/20/2021

GR1553BMSF Address = 0x801000CC

Figure 20.39: GR1553B BM RT Sub Address Filter Register

Table 20.46: Description of GR1553B BM RT Sub Address Filter Register

GR1553BMMC Address = 0x801000D0

Figure 20.40: GR1553B BM RT Mode Code Filter Register

Version #: 1.3.0 7/20/2021

Table 20.47: Description of GR1553B BM RT Mode Code Filter Register

GR1553BMLB Address = 0x801000D4

Figure 20.41: GR1553B BM Log Buffer Start

Table 20.48: Description of GR1553B BM Log Buffer Start

Figure 20.42: GR1553B BM Log Buffer End

Table 20.49: Description of GR1553B BM Log Buffer End

GR1553BMTT Address = 0x801000E0

R

W

Bit# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 TTR[7:0] TTV[23:16]

Reset [00…0] [00…0]

Figure 20.43: GR1553B BM Time Tag Control Register

Table 20.50: Description of GR1553B BM Time Tag Control Register

GR1553BMLBP Address = 0x801000DC

Figure 20.44: GR1553B BM Log Buffer Position

Table 20.51: Description of GR1553B BM Log Buffer Position

Version #: 1.3.0 7/20/2021

Appendix A: Register Format

Legend:

Appendix B: Errata

UT700 MIL-STD-1553 Noise Rejection Limitations

Table 21.1: Description of GR1553B BM Log Buffer Position

Overview/Problem Statements

MIL-STD-1553 paragraph 5.3 requires a terminal to pass a noise rejection test to ensure correct interoperability while exposed to a noisy environment. The noise rejection test requires injecting a band limited, 1.0K to 4MHz, White Gaussian noise at 140mVrms (transformer coupled) or 200mVrms (direct coupled) on the bus and transmitting a minimum of 40,000,000 data words without any message errors. This erratum explains why meeting the noise rejection test is a challenge for the GR1553 core contained in the UT700.

Technical Background

The GR1553 is a MIL-STD-1553 compliant protocol controller for the UT700. The GR1553 has the ability to operate as a Remote Terminal, Bus Controller, and Bus Monitor. Certification of a MIL-STD1553 device typically involves testing the Remote Terminal operations. The GR1553 protocol controller is configured to operate as a Re-mote Terminal during the certification testing. The noise rejection test results are a function of the protocol controller as well as the transceiver and transformer. It is typical of most transceivers to pass a narrow pulse as a result of noise on the bus. Protocol controllers designed to filter the narrow pulses are unaffected. Since each protocol controller is designed to evaluate the width and proximity of random pulses differently, sensitivity to noise induced pulses will differ between manufactures.

Specific Description of the Problem

The MIL-STD-1553 interface used for the UT700 has a potential to fail the noise rejection test requirements specified in MIL-STD-1553 due to two built in features of the GR1553 interface. The GR1553 has the ability to monitor for invalid sync or parity bits. An invalid sync bit or erroneous glitch occurring within 3μs of a valid message will cause the message to be rejected. An invalid parity bit will also cause the message to be rejected. Rejecting a message with invalid symbols is desirable with additional checks to ensure subsequent symbols are not valid. However, the decoder circuit used for the GR1553 interface monitors for pulses greater than 150ns wide and potentially will evaluate the pulse as erroneous or invalid and prevent processing of messages received within 3μs of this pulse. The 3μs window permits time for controller to reset to an operational state. Also, there are times when the decoder may interpret the last received parity bit as too wide or too narrow, which would inhibit a response.
Implications

Impact on the system/user when encountered:

- Remote Terminal validation testing of the UT700 determined that the product passes the MIL-STD-1553 noise induced word error rate of 1E-7 at noise amplitude of 100mVrms. At noise levels >100mVrms, the associate error rate increased in accordance with the plot shown in **Figure B1.**
- MIL-STD-1553 testing has a correlation between the message rate and the word rate, since each transfer consists of a command word and 32 data words. Because the UT700 error rate is strongly correlated to the idle time just before the command word's sync pulse and right after the final data word's parity bit, the error rate is a function of the message rate. Assuming a maximum word error rate of 1E-7 that requires a minimum of 303.03 k messages, the maximum message error rate would be 3.3E-6. Therefore, the retry rate is expected to increase proportionally to the noise level as see in the **Figure B1**:

Figure B1: UT700 MIL-STD-1553 Message Error Rate vs Noise Amplitude

Workarounds

Best practice for PCB layout of transceiver and transformers

Designing the PCB with the least amount of skew between receiver input lines on the bus side will help minimize susceptibility to the noise, particularly at zero crossing. Part of the noise protection in a terminal relies on the filtering capabilities of the transformers; using high quality transformers will lower the susceptibility to system noise. Additionally, ensuring there are no signal, ground, or power plains beneath the transformers optimizes the transformer filtering capability.

Provide an appropriate budget for noise induced retries

Planning for a reduction in performance by allowing system retries for any message where the RT did not provide a response ensures the system meets the mission requirements.

Reduce the noise exposure to the system

Enhancing the power filtering, cable shielding, and environmental shielding can reduce the likelihood that noise will affect the system.

Summary/Conclusion and Possible Corrective Action

The protocol controller used in the UT700 may prevent passing the noise rejection test as prescribed by MIL-STD-1553. However, typical space vehicles don't experience the level of noise specified in MILSTD-1553, paragraph 5.3. The expected performance reduction in data rate can be compensated by proper planning of bus traffic and system bandwidth. Additionally, enhanced shielding and best practices applied to the PCB and operating environment will reduce the susceptibility a system to noise.

FRONTGRADE **USER MANUAL LEON 3FT /SPARCTM V8 Microprocessor**

Version #: 1.3.0 7/20/2021

Revision History

Datasheet Definitions

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.