

# **Multi-Boot User Guide for Nexus Platform**

# **Technical Note**

FPGA-TN-02145-2.1

October 2024



#### Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information provided in this document any time without notice.

#### **Inclusive Language**

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



# Contents

Contents	3
Glossary	5
1. Introduction	6
2. Resources	7
3. Dual Boot Mode	11
3.1. Description of the Nexus Device Dual Boot Flow Diagram	12
4. Ping-Pong Boot Mode	13
4.1. Description of the Ping-Pong Boot Flow Diagram	14
5. Multi-Boot Mode	15
5.1. MULTIBOOT Primitive	15
5.2. Booting Flow without MULTIBOOT Primitive	16
5.2.1. Drawback	16
5.3. Booting Flow with MULTIBOOT Primitive	16
5.3.1. Advantage	16
5.3.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive	17
6. Creating a PROM File	19
6.1. Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File	19
6.2. Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File	24
6.3. Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File	29
7. Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device	36
8. Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash	
9. Corrupting Primary Image to Test Dual Boot, Ping-pong Boot, or Multi-Boot	42
9.1. Corrupting Generated .mcs File using Deployment Tool	42
9.2. Example of Corrupting Preamble of Primary Image in Dual Boot	43
10. Use Case Restrictions	45
10.1. Ping-pong Boot Limitation	45
10.2. Soft Error Detection and Correction (SEDC) Use Case	45
References	46
Technical Support Assistance	47
Revision History	48



## Figures

Figure 4.1. Ping-Pong Boot Flow Diagram13Figure 5.1. MULTIBOOT Primitive, OSC IP, CONFIG_LMMI Primitive and Lmmi Host Connection17Figure 5.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive Flow18Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File19Figure 6.2. Select Input Files Window20Figure 6.3. Dual Boot Options Window21Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment for Ping-Pong Boot PROM Hex File24Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.10. Generate Deployment Window27Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Unput File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window33Figure 6.15. Select Output File Window34Figure 7.1. Radiant Programmer – Device Properties Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Windo	Figure 3.1. Nexus Device Dual Boot Flow Diagram	11
Figure 5.1. MULTIBOOT Primitive, OSC IP, CONFIG_LMMI Primitive and Lmmi Host Connection       17         Figure 5.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive Flow       18         Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File       19         Figure 6.2. Select Input Files Window       20         Figure 6.3. Dual Boot Options Window       21         Figure 6.4. Select Output File Window       22         Figure 6.5. Generate Deployment Window       23         Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File       24         Figure 6.7. Select Input Files Window       25         Figure 6.8. Ping-Pong Boot Options Window       26         Figure 6.9. Select Output File Window       26         Figure 6.10. Generate Deployment for Multi-Boot       26         Figure 6.11. Creating New Deployment for Multi-Boot       27         Figure 6.12. Select Input File Window       27         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       30         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       32         Figure 6.15. Select Output File Window       33         Figure 6.16. Generate Deployment Window       34         Figure 7.1. Radiant Programmer – Device Properties Window       35         Figure 7.2. Radiant Programmer – Device Properties Wi	Figure 4.1. Ping-Pong Boot Flow Diagram	13
Figure 5.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive Flow18Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File19Figure 6.2. Select Input Files Window20Figure 6.3. Dual Boot Options Window21Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment Window23Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window26Figure 6.10. Generate Deployment for Multi-Boot27Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.15. Select Output File Window33Figure 6.16. Generate Deployment Window34Figure 6.17. Select Input File Window33Figure 6.18. Advanced SPI Flash Options – Multiple Boot Tab Window33Figure 6.17. Select Output File Window33Figure 6.16. Generate Deployment Window34Figure 7.1. Radiant Programmer – Getting Started Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 8.1Radiant Programmer – Device Properties Window38	Figure 5.1. MULTIBOOT Primitive, OSC IP, CONFIG_LMMI Primitive and Lmmi Host Connection	17
Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File19Figure 6.2. Select Input Files Window20Figure 6.3. Dual Boot Options Window21Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment Window23Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window26Figure 6.10. Generate Deployment Window26Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window33Figure 6.15. Select Output File Window34Figure 6.16. Generate Deployment Window35Figure 7.1. Radiant Programmer – Getting Started Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Window34Figure 7.2. Radiant Programmer – Device Properties Window34Figure 7.2. Radiant Programmer – Device Properties Window34	Figure 5.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive Flow	18
Figure 6.2. Select Input Files Window20Figure 6.3. Dual Boot Options Window21Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment Window23Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window26Figure 6.10. Generate Deployment for Multi-Boot27Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.15. Select Output File Window33Figure 6.15. Select Output File Window33Figure 6.16. Generate Deployment Window32Figure 6.17. Radiant Programmer – Getting Started Window37Figure 7.1. Radiant Programmer – Device Properties Window38Figure 8.1 Badiant Programmer – Device Properties Window38	Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File	19
Figure 6.3. Dual Boot Options Window21Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment Window23Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window27Figure 6.10. Generate Deployment for Multi-Boot29Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.15. Select Output File Window33Figure 6.15. Select Output File Window34Figure 6.16. Generate Deployment Window34Figure 7.1. Radiant Programmer – Getting Started Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.2. Radiant Programmer – Device Properties Window34	Figure 6.2. Select Input Files Window	20
Figure 6.4. Select Output File Window22Figure 6.5. Generate Deployment Window23Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File.24Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window27Figure 6.10. Generate Deployment for Multi-Boot28Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window33Figure 6.15. Select Output File Window34Figure 7.1. Radiant Programmer – Getting Started Window37Figure 7.2. Radiant Programmer – Device Properties Window38Figure 7.1Radiant Programmer – Device Properties Window41	Figure 6.3. Dual Boot Options Window	21
Figure 6.5. Generate Deployment Window       23         Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File       24         Figure 6.7. Select Input Files Window       25         Figure 6.8. Ping-Pong Boot Options Window       26         Figure 6.9. Select Output File Window       27         Figure 6.10. Generate Deployment Window       28         Figure 6.11. Creating New Deployment for Multi-Boot       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.15. Select Output File Window       33         Figure 6.16. Generate Deployment Window       33         Figure 6.17. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.16. Generate Deployment Window       33         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 7.2. Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       38	Figure 6.4. Select Output File Window	22
Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File       24         Figure 6.7. Select Input Files Window       25         Figure 6.8. Ping-Pong Boot Options Window       26         Figure 6.9. Select Output File Window       27         Figure 6.10. Generate Deployment Window       28         Figure 6.11. Creating New Deployment for Multi-Boot       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       33         Figure 6.16. Generate Deployment Window       33         Figure 6.17. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.18. Select Output File Window       33         Figure 6.19. Select Output File Window       33         Figure 6.16. Generate Deployment Window       35         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 7.2. Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       38	Figure 6.5. Generate Deployment Window	23
Figure 6.7. Select Input Files Window25Figure 6.8. Ping-Pong Boot Options Window26Figure 6.9. Select Output File Window27Figure 6.10. Generate Deployment Window28Figure 6.11. Creating New Deployment for Multi-Boot29Figure 6.12. Select Input File Window30Figure 6.13. Advanced SPI Flash Options – Options Tab Window32Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window33Figure 6.15. Select Output File Window34Figure 6.16. Generate Deployment Window35Figure 7.1. Radiant Programmer – Getting Started Window37Figure 8.1Radiant Programmer – Device Properties Window38Figure 8.1Radiant Programmer – Device Properties Window41	Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File	24
Figure 6.8. Ping-Pong Boot Options Window       26         Figure 6.9. Select Output File Window       27         Figure 6.10. Generate Deployment Window       28         Figure 6.11. Creating New Deployment for Multi-Boot       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       33         Figure 6.16. Generate Deployment Window       34         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 7.2. Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       38	Figure 6.7. Select Input Files Window	25
Figure 6.9. Select Output File Window       27         Figure 6.10. Generate Deployment Window       28         Figure 6.11. Creating New Deployment for Multi-Boot       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       34         Figure 6.16. Generate Deployment Window       35         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 8.1       Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       41	Figure 6.8. Ping-Pong Boot Options Window	26
Figure 6.10. Generate Deployment Window       28         Figure 6.11. Creating New Deployment for Multi-Boot       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       33         Figure 6.16. Generate Deployment Window       35         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 8.1       Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       41	Figure 6.9. Select Output File Window	27
Figure 6.11. Creating New Deployment for Multi-Boot.       29         Figure 6.12. Select Input File Window       30         Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       34         Figure 6.16. Generate Deployment Window       35         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 8.1       Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       41	Figure 6.10. Generate Deployment Window	28
Figure 6.12. Select Input File Window	Figure 6.11. Creating New Deployment for Multi-Boot	29
Figure 6.13. Advanced SPI Flash Options – Options Tab Window       32         Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window       33         Figure 6.15. Select Output File Window       34         Figure 6.16. Generate Deployment Window       35         Figure 7.1. Radiant Programmer – Getting Started Window       37         Figure 8.1       Radiant Programmer – Device Properties Window       38         Figure 8.1       Radiant Programmer – Device Properties Window       41	Figure 6.12. Select Input File Window	30
Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window	Figure 6.13. Advanced SPI Flash Options – Options Tab Window	32
Figure 6.15. Select Output File Window	Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window	33
Figure 6.16. Generate Deployment Window       .35         Figure 7.1. Radiant Programmer – Getting Started Window       .37         Figure 7.2. Radiant Programmer – Device Properties Window       .38         Figure 8.1. Radiant Programmer – Device Properties Window       .34	Figure 6.15. Select Output File Window	34
Figure 7.1. Radiant Programmer – Getting Started Window	Figure 6.16. Generate Deployment Window	35
Figure 7.2. Radiant Programmer – Device Properties Window	Figure 7.1. Radiant Programmer – Getting Started Window	37
Figure 8.1 Radiant Programmer – Device Properties Window 41	Figure 7.2. Radiant Programmer – Device Properties Window	38
ingure o.t. Radiant Programmer Device Properties Window	Figure 8.1. Radiant Programmer – Device Properties Window	41
Figure 9.1. Reading Device Status Register using Radiant Programmer43	Figure 9.1. Reading Device Status Register using Radiant Programmer	43
Figure 0.2 Device Status Register Value after Fall Back to Golden Image	Figure 9.2. Device Status Register Value after Fall Back to Golden Image	44
	There size bettee status helister value arter i an back to colden indge initiation initiation initiation initiation in the status initiatin initinitiatin initiation initiatinitiation in the status	

## Tables

Table 1.1. Supported Device Families and Parts	6
Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode	7
Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode	8
Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode	9
Table 3.1. Control Register 1 [3:2] – Master Preamble Timer Retry Value	12
Table 4.1. Control Register 1 [3:2] – Master Preamble Timer Retry Value	14
Table 8.1. Programming Options for Direct FLASH Programming Mode in Radiant Programmer	39



# Glossary

Acronym	Definition
Alternative Boot	After the FPGA device has been configured, this pattern is loaded when the PROGRAMN pin is toggled or the Refresh instruction is issued. Up to four Alternative Boot patterns are possible.
Binary Hex Data File (.bin File)	The data image of the Hex data file in binary format. All Hex data files are converted into this format prior to consumption. This type of file is not printable.
Bitstream Data File (.bit File)	The configuration data file, for a single FPGA device, in the format that can be loaded directly into the FPGA device to configure the SRAM cells. The file is expressed in binary Hex format. The file is not printable.
Configure	Write the pattern into the SRAM fuses of the FPGA device and wake up.
Dual Boot	The device has two patterns, a Primary pattern and a Golden pattern, to choose to load.
EBR	Embedded Block RAM
FD-SOI (Fully Depleted Silicon On Insulator)	A process that uses an ultra-thin buried oxide layer.
	The feature provides protection to the Flash fuses against accidental erase or corruption. Most of the SPI Flash devices support Soft Lock. Lock choices include:
	Whole device
Flash Lock	Bottom half
	Bottom quarter
	Last sector
	Details can be found in the SPI Flash device data sheet.
Golden Boot	The guaranteed good pattern loaded into the FPGA device when booting failure occurs. It is also known as the root boot. Only one Golden Boot pattern is allowed.
Hex Data File (.exo, .mcs, .xtek Files)	The data record files that are in the format commonly known as Intel Hex, Motorola Hex or Extended Tektronix Hex. They are also known as addressed record files. The advantages include its small size and it is printable, and thus good for record keeping. This type of file is not directly consumable by the utilities supporting it.
LRAM	Large RAM
Multi-Boot	The device has more than two patterns, a Primary pattern, a Golden pattern and some Alternative
Multiple Boot	patterns, to choose to load.
Primary Boot	Upon power cycling, the FPGA device loads this pattern in first. Only one Primary pattern is allowed.
Program	Writes into the selected Flash cells state a logical zero (0) (close fuse).
RAM	Random Access Memory
Refresh	The action loads the pattern from a non-volatile source to configure the FPGA device.
Sector (Block)	The smallest number of bytes of Flash fuses can be erased at the same time by the erase command.
SPI	Stands for the Serial Peripheral Interface defined originally by Motorola.
SRAM	Static Random Access Memory

A glossary of terms used in this document.



# 1. Introduction

CrossLink<sup>™</sup>-NX, Certus<sup>™</sup>-NX, CertusPro<sup>™</sup>-NX, and MachXO5<sup>™</sup>-NX families of low-power FPGAs can be used in a wide range of applications and are optimized for the bridging and processing needs in the Embedded Vision space. It is built on Lattice Nexus FPGA platform, using low-power 28-nm FD-SOI technology. For the subsequent part of this document, the Nexus devices refer to all CrossLink-NX, Certus-NX, CertusPro-NX, and MachXO5-NX device families.

The Nexus devices support various booting options for loading the configuration SRAM from a non-volatile memory for configuration flexibility and fail-safe configuration. CrossLink-NX, Certus-NX and CertusPro-NX families use an external memory while MachXO5-NX families only support internal flash memory for storage of configuration bitstreams. See Table 1.1 for details of the supported device families and parts.

Device Family	Parts included in the Device Family				
CrossLink-NX	LIFCL-17, LIFCL-33, LIFCL-33U, and LIFCL-40				
Certus-NX	LFD2NX-9, LFD2NX-17, LFD2NX-28 and LFD2NX-40				
CertusPro-NX	LFCPNX-100				
MachXO5-NX	LFMXO5-15D, LFMXO5-25, LFMXO5-55T, LFMXO5-55TD and LFMXO5-100T				

**Table 1.1. Supported Device Families and Parts** 

The Nexus devices support various configuration boot modes to mitigate risk during the field upgrade process and to allow flexibility of executing different patterns. Field upgrade disruptions may occur due to power disruption, communication interruption or bitstream pattern corruption. The Nexus devices support the following boot modes:

- Dual Boot mode Switches to load from the second known good (Golden) pattern when the first pattern becomes corrupted.
- Ping-Pong Boot mode Switches between two bitstream patterns based on your choice. If the system fails to boot from one of the bitstreams, it automatically boots from the second bitstream.
- Multi-Boot mode Allows the system to dynamically switch between two to five bitstream patterns while still being protected with a Golden (sixth) pattern. Note that the MachXO5-NX family supports up to 3 bitstream patterns only inclusive of the Golden pattern.

The Nexus devices support these boot modes by combining all the bitstream patterns into a single boot image and storing it in a single external SPI Flash device (internal flash for MachXO5-NX families). This solution decreases cost, reduces board space, and simplifies field upgrades.

**Important Note**: To enable the Transparent Field Reconfiguration (TransFR<sup>™</sup>) feature with any of the supported boot modes, the Master SPI port must be persisted or enabled as configuration port after the device entering user mode. These settings can be set in Lattice Radiant Device Constraint Editor, the Global tab.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## 2. Resources

The Nexus devices are SRAM-based FPGAs. The volatile SRAM configuration memory must be loaded from a nonvolatile memory that can store all the configuration data. The size of the configuration data is based on the amount of logic available in the FPGA, number of pre-initialized Embedded Block RAM (EBR) components and number of preinitialized Large RAM (LRAM) Block components. A design using the largest device, with every EBR and LRAM pre-initialized with unique data values and generated without compression requires the largest amount of storage. The minimum SPI Flash densities required to support the different configuration boot modes are listed in Table 2.1, Table 2.2, and Table 2.3.

Device	Configuration	Uncompressed <sup>1</sup>	SPI Mode
Device	Configuration	Single Bitstream Size (Mb)	Minimum SPI Flash Size (Mb)
	No LRAM, No EBR	2.817	4
LIFCL-17,	No LRAM, MAX EBR	3.273	4
LED2NX-9,	MAX LRAM, No EBR	5.517	8
LFDZINA-17	MAX LRAM, MAX EBR	5.873	8
	No LRAM, No EBR	6.232	8
LIFCL-40,	No LRAM, MAX EBR	7.758	8
LED2NX-28,	MAX LRAM, No EBR	7.281	8
LFD2INA-40	MAX LRAM, MAX EBR	8.807	16
	No LRAM, No EBR	14.310	16
LECONY 100	No LRAM, MAX EBR	17.966	32
LFCPNX-100	MAX LRAM, No EBR	17.810	32
	MAX LRAM, MAX EBR	21.466	32
	No LRAM, No EBR	4.451	NA <sup>2</sup>
LFMXO5-25	No LRAM, MAX EBR	5.077	NA <sup>2</sup>
	MAX LRAM, No EBR	6.028	NA <sup>2</sup>
	MAX LRAM, MAX EBR	6.653	NA <sup>2</sup>
	No LRAM, No EBR	4.494	NA <sup>2</sup>
LFMXO5-15D	No LRAM, MAX EBR	5.12	NA <sup>2</sup>
	MAX LRAM, no EBR	6.071	NA <sup>2</sup>
	MAX LRAM, MAX EBR	6.696	NA <sup>2</sup>
	No LRAM, No EBR	14.310	NA <sup>2</sup>
LFMXO5-55T,	No LRAM, MAX EBR	17.966	NA <sup>2</sup>
LFMXO5-100T	MAX LRAM, No EBR	17.810	NA <sup>2</sup>
	MAX LRAM, MAX EBR	21.466	NA <sup>2</sup>
	No LRAM, No EBR	14.353	NA <sup>2</sup>
LFMXO5-55TD	No LRAM, MAX EBR	18.009	NA <sup>2</sup>
	MAX LRAM, No EBR	17.853	NA <sup>2</sup>
	MAX LRAM, MAX EBR	21.509	NA <sup>2</sup>
	No LRAM, No EBR	4.453	8
LIFCL-33,	No LRAM, MAX EBR	5.967	8
LIFCL-33U	MAX LRAM, No EBR	7.150	8
	MAX LRAM, MAX EBR	8.667	16

Table 2.4 Martinesses Case		C' C'	D'1	D + N   -
Table 2.1. Waximum Cont	iguration Bitstream	i Size – Singie	Bitstream	ROOT INIOGE

Notes:

1. Nexus devices support bitstream compression. Compression ratio depends on the bitstream. Therefore, Table 2.1 only provides uncompressed bitstream data.

2. MachXO5-NX family of devices boot from internal flash memory.



		Uncompre	SPI Mode	
Device	Configuration	Single Bitstream	2-Bitstream	Minimum SPI Flash
		Size (Mb)	Size (Mb)	Size (Mb)
	No LRAM, No EBR	2.817	5.634	8
LIFCL-17,	No LRAM, MAX EBR	3.273	6.546	8
LFD2NX-9	MAX LRAM, No EBR	5.517	11.034	16
LFD2NX-17	MAX LRAM, MAX EBR	5.873	11.746	16
	No LRAM, No EBR	6.232	12.464	16
LIFCL-40,	No LRAM, MAX EBR	7.758	15.516	16
LFD2NX-28	MAX LRAM, No EBR	7.281	14.562	16
LFD2NX-40	MAX LRAM, MAX EBR	8.807	17.614	32
	No LRAM, No EBR	14.310	28.620	32
150001/ 400	No LRAM, MAX EBR	17.966	35.933	64
LFCPNX-100	MAX LRAM, No EBR	17.810	35.620	64
	MAX LRAM, MAX EBR	21.466	42.933	64
	No LRAM, No EBR	4.451	8.902	NA <sup>2</sup>
	No LRAM, MAX EBR	5.077	10.154	NA <sup>2</sup>
LFMXO5-25	MAX LRAM, No EBR	6.028	12.056	NA <sup>2</sup>
	MAX LRAM, MAX EBR	6.653	13.306	NA <sup>2</sup>
	MAX LRAM, MAX EBR	6.696	13.392	NA <sup>2</sup>
	No LRAM, No EBR	4.494	8.988	NA <sup>2</sup>
	No LRAM, MAX EBR	5.120	10.240	NA <sup>2</sup>
LEIMXU5-15D	MAX LRAM, No EBR	6.071	12.142	NA <sup>2</sup>
	MAX LRAM, MAX EBR	6.696	13.392	NA <sup>2</sup>
	MAX LRAM, MAX EBR	14.310	28.620	NA <sup>2</sup>
LFMXO5-55T,	No LRAM, MAX EBR	17.966	35.932	NA <sup>2</sup>
LFMXO5-100T	MAX LRAM, No EBR	17.810	35.620	NA <sup>2</sup>
	MAX LRAM, MAX EBR	21.466	42.932	NA <sup>2</sup>
	MAX LRAM, MAX EBR	14.353	28.706	NA <sup>2</sup>
	No LRAM, MAX EBR	18.009	36.018	NA <sup>2</sup>
LFIVIXU5-551D	MAX LRAM, No EBR	17.853	35.706	NA <sup>2</sup>
	MAX LRAM, MAX EBR	21.509	43.018	NA <sup>2</sup>
	No LRAM, No EBR	14.353	8.906	16
LIFCL-33,	No LRAM, MAX EBR	18.009	11.934	16
LIFCL-33U	MAX LRAM, No EBR	17.853	14.300	16
	MAX LRAM, MAX EBR	21.509	17.334	32

### Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode

Notes:

1. Nexus devices support bitstream compression. Compression ratio depends on the bitstream. Therefore, Table 2.2 only provides uncompressed bitstream data.

2. MachXO5-NX family of devices boot from internal flash memory.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Dovice	Configuration	Uncompressed <sup>1</sup>	3-Bitst Patte	ream ern²	4-Bitstr Patter	eam rn²	5-Bitst Patte	ream ern²	6-Bitstr Patter	eam 'n²
Device	Configuration	Single Bitstream Size (Mb)	Minimum SPI Fla			ash Size (Mb)				
	No LRAM, No EBR	2.817	8.451	16	11.268	16	14.085	16	16.902	32
LIFCL-17,	No LRAM, MAX EBR	3.273	9.819	16	13.092	16	16.365	32	19.638	32
LFD2NX-9, LFD2NX-17	MAX LRAM, No EBR	5.517	16.551	32	22.068	32	27.585	32	33.102	64
	MAX LRAM, MAX EBR	5.873	17.619	32	23.492	32	29.365	32	35.238	64
	No LRAM, No EBR	6.232	18.696	32	24.928	32	31.160	32	37.392	64
LIFCL-40,	No LRAM, MAX EBR	7.758	23.274	32	31.032	32	38.790	64	46.548	64
LFD2NX-28, LFD2NX-40	MAX LRAM, No EBR	7.281	21.843	32	29.124	32	36.405	64	43.686	64
	MAX LRAM, MAX EBR	8.807	26.421	32	35.228	64	44.035	64	52.842	64
	No LRAM, No EBR	14.310	42.930	64	57.240	64	71.550	128	85.861	128
	No LRAM, MAX EBR	17.966	53.899	64	71.865	128	89.832	128	107.798	128
LFCPNX-100 MA	MAX LRAM, No EBR	17.810	53.430	64	71.240	128	89.050	128	106.861	128
	MAX LRAM, MAX EBR	21.466	64.399	128	85.865	128	107.332	128	128.798	256
	No LRAM, No EBR	4.451	13.353	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
	No LRAM, MAX EBR	5.077	15.231	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
LFMXO5-25	MAX LRAM, No EBR	6.028	18.084	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
	MAX LRAM, MAX EBR	6.653	19.959	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
	No LRAM, No EBR	4.494	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	No LRAM, MAX EBR	5.120	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
LFMXO5-15D	MAX LRAM, No EBR	6.071	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	MAX LRAM, MAX EBR	6.696	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	No LRAM, No EBR	14.310	42.930	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
LFMXO5-55T.	No LRAM, MAX EBR	17.966	53.898	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
LFMXO5-100T	MAX LRAM, No EBR	17.810	53.430	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>
	MAX LRAM, MAX EBR	21.466	64.398	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>	NA <sup>4</sup>	NA <sup>3</sup>

#### Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode



		Uncompressed <sup>1</sup>	3-Bitstr	ream	4-Bitstre	eam	5-Bitstr	eam	6-Bitstre	eam
Device	Configuration	Single Bitstream Size (Mb)	Falle		Minimum SPI Flash Size (Mb)				Fatter	
	No LRAM, No EBR	14.353	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	No LRAM, MAX EBR	18.009	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	MAX LRAM, No EBR	17.853	NA⁵	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	MAX LRAM, MAX EBR	21.509	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>	NA <sup>5</sup>	NA <sup>3</sup>
	No LRAM, No EBR	14.310	13.359	16	17.812	32	22.265	32	26.718	32
LIFCL-33,	No LRAM, MAX EBR	17.966	17.901	32	23.868	32	29.835	32	35.802	64
LIFCL-33U	MAX LRAM, No EBR	17.810	21.450	32	28.600	32	35.750	64	42.900	64
	MAX LRAM, MAX EBR	21.466	26.001	32	34.668	64	43.335	64	52.002	64

Notes:

1. CrossLink-NX/Certus-NX/CertusPro-NX/MachXO5-NX family of devices support bitstream compression. Compression ratio depends on the bitstream. Therefore, Table 2.3 only provides uncompressed bitstream data.

2. Includes Golden bitstream pattern.

3. MachXO5-NX family of devices boot from internal flash memory.

4. MachXO5-NX internal flash memory supports a maximum of three bitstreams.

5. LFMXO5-15D and LFMXO5-55TD support a maximum of two bitstreams.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-TN-02145-2.1



# 3. Dual Boot Mode

The Nexus Device Dual Boot mode supports booting from two configuration patterns that reside in an external SPI Flash device (internal flash for MachXO5-NX family). One pattern is designated as the Primary pattern, and the second pattern is designated as the Golden pattern. When the device boots up, it attempts to boot from the Primary pattern. If loading of the Primary pattern fails, the device boots from the Golden pattern.



Figure 3.1. Nexus Device Dual Boot Flow Diagram



### 3.1. Description of the Nexus Device Dual Boot Flow Diagram

This flow is triggered either by power cycle, the PROGRAMN pin being toggled, or by the REFRESH instruction being received.

When the Dual Boot mode is selected, in addition to the standard CRC check, a time-out check is performed while reading the Primary pattern, the Golden pattern, and the JUMP command.

- Time-Out Check the device searches for the preamble code 0xBDCD (0xBDB3 when Byte Wide Bit Mirror is enabled) from the Primary Pattern as part of the configuration protocol. The number of retries the device attempts is defined in Control Register 1 [3:2] (Table 3.1).
- Data Corruption Check After the detection of the preamble code, the CRC engine is turned on to detect whether or not the bitstream is corrupted. This determines whether the Flash device has a corrupted Primary pattern or Golden pattern due to Flash program disruption or data loss.

#### Table 3.1. Control Register 1 [3:2] – Master Preamble Timer Retry Value

	Bit 3	Bit 2
No retry	0	0
Retry 1 time	0	1
Retry 3 times	1	0
Reserved	1	1

If the Primary pattern fails one of the two checks above, the device knows that the Primary pattern is not valid. It drives the INITN pin LOW briefly to indicate an error and resets the configuration engine. After clearing all the SRAM fuses, it drives the INITN pin HIGH, and reads the JUMP command that directs it to the location of the Golden pattern in the Flash.

If the JUMP command is corrupted, it also causes a configuration failure. It is important to note that a corrupted Golden pattern is not the only possible cause for Dual Boot configuration failure.

If the JUMP command is valid, the device stops the SPI clock, drives the INITN pin LOW, resets the configuration engine, and performs a Clear All operation. The device then drives the INITN pin HIGH after the completion of the Clear All action, restarts the SPI clock, and reads the Golden pattern from the Flash address designated in the JUMP command.

The device performs the same time-out check and CRC check when searching for the preamble code from the Golden pattern. If the Golden pattern is also corrupted, configuration fails. The device stops driving the SPI clock, and the INITN pin is driven LOW.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## 4. Ping-Pong Boot Mode

The Nexus Device Ping-Pong Boot mode supports booting from two configuration patterns that reside in an external SPI Flash device (internal flash for MachXO5-NX family). One pattern is designated as the Primary pattern and the second pattern is designated as the Secondary pattern. The device boots from the pattern assigned in the Jump table. The Jump table allows the device to boot from either the Primary pattern or the Secondary pattern without changing the physical location of the patterns within the Flash. Only the Jump table needs to be updated to change the boot pattern. The other pattern, by default, becomes the Golden pattern.







## 4.1. Description of the Ping-Pong Boot Flow Diagram

This flow is triggered either by power cycle, the PROGRAMN pin being toggled, or by the REFRESH instruction being received.

When Ping-Pong Boot mode is selected, in addition to the standard CRC checking, a time-out check is performed while reading the Primary pattern, the Secondary pattern, and the JUMP command.

- Time-Out Check the device searches for the preamble code 0xBDCD (0xBDB3 when Byte Wide Bit Mirror is enabled) from the pattern designated as "First Boot" selection as part of the configuration protocol. The number of retries the device attempts is defined in Control Register 1 [3:2] (Table 4.1).
- Data Corruption Check After the detection of the preamble code, the CRC engine is turned on to detect whether the bitstream is corrupted. This determines whether the Flash device has a corrupted Primary or Secondary Pattern due to Flash program disruption or data loss.

#### Table 4.1. Control Register 1 [3:2] – Master Preamble Timer Retry Value

	Bit 3	Bit 2
No retry	0	0
Retry 1 time	0	1
Retry 3 times	1	0
Reserved	1	1

If the "First Boot" pattern fails one of the two checks above, the device knows that the pattern is not valid. It drives the INITN pin LOW briefly to indicate an error and resets the configuration engine. After clearing all the SRAM fuses, it drives the INITN pin HIGH, and reads the JUMP command that directs it to the location of the other pattern, acting as the Golden pattern, in the Flash.

If the JUMP command is corrupted, it also causes a configuration failure. It is important to note that a corrupted Golden pattern is not the only possible cause for Ping-ping mode configuration failure.

If the JUMP command is valid, the device stops the SPI clock, drives the INITN pin LOW, resets the configuration engine, and performs a Clear All operation. The device then drives the INITN pin HIGH after the completion of the Clear All action, restarts the SPI clock, and reads the Golden pattern from the Flash address designated in the JUMP command.

The device performs the same time-out check and the CRC check when searching for the preamble code from the Golden Pattern. If the Golden Pattern is also corrupted, configuration fails, stops driving the SPI clock, and the INITN pin is driven LOW.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-TN-02145-2.1



# 5. Multi-Boot Mode

The Nexus device Multi-Boot supports booting from up to six patterns that reside in an external SPI Flash device (up to three patterns for MachXO5-NX internal flash memory). The patterns include a Primary pattern, a Golden pattern, and up to four Alternate patterns, designated as Alternate pattern 1 to Alternate pattern 4.

The device boots by loading the Primary pattern from the internal or external Flash, depending on the device family. If loading of the Primary pattern fails, the device attempts to load the Golden pattern. In static mode, when a reprogramming of the bitstream is triggered through the toggling of the PROGRAMN pin or receiving a REFRESH command, always Alternate pattern 1 is loaded. Subsequent PROGRAMN/REFRESH event loads the next pattern defined in the Multi-Boot configuration. The bitstream pattern sequence, target address of the Golden pattern, and target addresses of the Alternate patterns are defined during the Multi-Boot configuration process in the Lattice Radiant™ Deployment Tool. The Multi-Boot flow is similar to the Dual Boot flow (Figure 3.1). Each PROGRAMN/REFRESH event becomes a Dual Boot event with the addresses being different depending on the pattern being loaded.

By using MULTIBOOT primitive, it allows the device to operate in dynamic mode. It allows the system to dynamically switch to any of the alternate pattern after the device boots up from the Primary pattern while still being protected by a Golden pattern.

## 5.1. MULTIBOOT Primitive

Wrapper for Interface for multi-boot functionality



#### Input Ports

Name	Range	Description
AUTOREBOOT		
MSPIMADDR	31:0	

### Parameters

Name	Values	Description
MSPIADDR	0'b00000000000000000000000000000000000	
SOURCESEL	"DIS" <i>(default)</i> "EN"	

Example of code to instantiate and enable the MULTIBOOT primitive. MULTIBOOT

```
#(
  .MSPIADDR(), //not necessary to connect
  .SOURCESEL("EN")
) u_multiboot
(
  .AUTOREBOOT(1'b0), //no need to set this (tie to 1'b0)
  .MSPIMADDR(boot_addr)
);
```



### Notes:

- The AutoReboot port is an unused input port and is recommended to tie it to 0.
- Once this primitive is instantiated, the use model of loading the next pattern defined in the multi-boot configuration using Radiant Deployment Tool does not work.
- MSPIMADDR is a 32-bit wide input for you to supply the boot address.

## 5.2. Booting Flow without MULTIBOOT Primitive

### 5.2.1. Drawback

Less flexibility to boot to the desired image freely.



### 5.3. Booting Flow with MULTIBOOT Primitive

### 5.3.1. Advantage

Free to load any pattern stored in external/internal SPI flash in any sequence.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.





### 5.3.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive

In a user design, besides the MULTIBOOT primitive, OSC IP and CONFIG\_LMMI primitive are required and should be connected as shown in Figure 5.1 to implement the Multi-Boot feature.



Figure 5.1. MULTIBOOT Primitive, OSC IP, CONFIG\_LMMI Primitive and Lmmi Host Connection

MULTIBOOT primitive: This primitive is a wrapper for the interface to perform the multi-boot functionality. It
enables the booting to load the desired Alternate pattern through sending the Refresh command to CONFIG\_LMMI
block.



- OSC IP: This IP is an oscillator module. It generates clock sources, sys\_clk and lmmi\_clk, to the Lmmi host controller and CONFIG\_LMMI primitive. Refer to the OSC Module - Lattice Radiant Software User Guide for more information.
- CONFIG\_LMMI: Lattice Memory Mapped Interface(LMMI) interfaces to the configuration block. Refer to the Config\_Lmmi page in Lattice Radiant Software User Guide for more information.
- Lmmi host controller: This controller implements a state machine controller to send the necessary commands to the CONFIG\_LMMI block, and sends the boot address to the MULTIBOOT primitive to boot the desired Alternate pattern stored in the internal or external SPI flash. The controller performs the following sequences. Refer to flow diagram below (Figure 5.2) for more details.
  - Start sending 32-bit boot address to MULTIBOOT primitive.
  - Execute ISC\_ENABLE\_X Similar to ISC\_ENABLE, this command puts the device into the transparent mode. Executing this command is essential to enable the device to execute the next command, the LSC\_PROG\_CNTRL0 command.
  - Execute LSC\_PROG\_CNTRLO Set the SPIM bit in Control Register 0 to 1. When this bit is set to 1, and once the REFRESH command is executed, it enables the device to boot from the image stored in the external SPI flash according to the boot address sent to MULTIBOOT primitive. Else, the device boots from address zero.
  - Execute ISC\_DISABLE Exit Transparent mode.
  - Execute LSC\_REFRESH Equivalent to toggling the PROGRAMN pin. Once this command is executed, the device starts to load the desired alternate pattern from the external SPI flash according to the boot address sent to MULTIBOOT primitive. If loading image fails, the device falls back to load the Golden pattern.



### Figure 5.2. Implementation of Multi-Boot Feature Using MULTIBOOT Primitive Flow

Refer to the Lattice Nexus Device Multi-Boot Reference Design (FPGA-RD-02294) for details of the reference design.

<sup>© 2020-2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 6. Creating a PROM File

The various boot features on the Nexus devices are simple, requiring only one external SPI Flash device (MachXO5-NX uses internal flash), and flexible, due to the intelligent use of the JUMP command or table. The Lattice Radiant software provides a turn-key solution to implement this feature. The Lattice Deployment Tool, part of Lattice Radiant Software, merges the different patterns and the JUMP command and table into one PROM hex file with the .mcs file extension. The PROM hex file can later be programmed into the internal or external Flash device using Radiant Programmer or a third-party programmer.

## 6.1. Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File

The following steps provide the procedure for generating a Dual Boot PROM hex file using the Radiant Deployment Tool.

- 1. Generate the Golden and Primary bitstream files in Lattice Radiant Software.
  - Primary bitstream file MCCLK\_FREQ (SPI Master Clock Frequency) setting should not exceed the external Flash device normal/standard read speed. This is not applicable to MachXO5-NX device that uses internal flash memory.
  - For LFMXO5-55T and LFMXO5-100T parts, the maximum supported FLASH\_CLK\_FREQ of the primary bitstream file is 56.2 MHz. This limitation is not applicable to the single boot feature.
  - MCCLK\_FREQ and FLASH\_CLK\_FREQ can be configured using the Global tab of the Device Constraint Editor in Lattice Radiant software.
- 2. Invoke Lattice Radiant Deployment Tool from Start > Lattice Radiant Programmer > Deployment Tool.
- 3. In the **Radiant Deployment Tool** window, select **External Memory** as the **Function Type** and select **Dual Boot** as the **Output File Type** (Figure 6.1).
  - Note that the **External Memory** selection is also applicable to MachXO5-NX device that uses internal flash memory.
- 4. Select OK.

🛐 Radiant Deplo	yment Tool - Getting Started	?	×
Create New D	Deployment		
Function Type:	External Memory	•	
Output File Type:	Dual Boot	•	
🔿 Open an Exis	ting Deployment		
Recent Files:		~	
	ОК	C	lose

Figure 6.1. Creating New Deployment for Dual Boot PROM Hex File



Step 1 of 4: Select Input File(s) window (Figure 6.2)

- Click the File Name fields to browse and select the two bitstream files to be used to create the PROM hex file.
- The Device Family and Device fields auto populate based on the bitstream files selected.
- Select Next.

Radiant Deployment Tool- project1.ddt*			-		×
File Edit Help					
External Memory: Dual Boot					
Step 1 of 4: Select Input File(s)					
File Name (*.jed *.bit *.rbt)	Device Family	Device			
1 C:/FPGA-TN-02145/Bitstream_1.bit	LIFCL	LIFCL-40			
2 C:/FPGA-TN-02145/Bitstream_2.bit	LIFCL	LIFCL-40			
				New	
		<u>P</u>	evious	Nex	t

Figure 6.2. Select Input Files Window

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Step 2 of 4: Dual Boot Options window (Figure 6.3)

- Select the **Output Format** (Intel Hex, Motorola Hex, or Extended Tektronix Hex).
- Select the SPI Flash Size (4, 8, 16, 32, 64, 128, 256, 512, or 1024 Mb).
- Select SPI Flash Read Mode (Standard Read, Fast Read, Dual I/O SPI Flash Read or Quad I/O SPI Flash Read).
- The **Radiant Deployment Tool** automatically assigns the bitstream files selected in Step 1 to be used for the Golden pattern and Primary pattern.
  - Change the pattern options by clicking on the drop-down menu of the respective fields.
  - The Starting Address of the Golden pattern is automatically assigned.
  - Change the Starting Address of the Golden pattern by clicking on the drop-down menu.
- Select the following options as required.
  - Byte Wide Bit Mirror Flips each byte in Intel, Extended Tektronix, or Motorola hexadecimal data files.
    - For example, 0xCD (b1100 1101) can become 0xB3 (b1011 0011) when this is selected. You do not need to enable this setting if you program the .mcs file using Radiant Programmer. If you are using a third-party programmer, check with your vendor to understand if the byte wide bit mirror is needed.
  - Retain Bitstream Header By default, Radiant Deployment Tool replaces the bitstream header information (name, version number, and date of the file) with 0xFF values.

Selecting this option retains the header information that was generated as the header.

• Select Next.

🛐 Radiant Deployme	nt Tool- project1.ddt*	_		×
File Edit Help				
🕈 🖻 🗄 🛛	SC FRE LED LED LED LOG			
External Memory: Du	ual Boot			
Step 2 of 4: Dual Bo	bot Options			
Output Format:	Intel Hex 🔻			
SPI Flash Size (Mb):	128 💌			
SPI Flash Read Mode:	Standard Read 🔻			
Golden Pattern:	C:/FPGA-TN-02145/Bitstream_1.bit 🔻 Starting Address: 0x000E0000 💌			
Primary Pattern:	C:/FPGA-TN-02145/Bitstream_1.bit 🔻			
Protect Golden Sec	tor			
Byte Wide Bit Mirro	r			
Retain Bitstream He	eader			
Optimize Memory S	pace			
	P	evious	<u>N</u> ex	đ

Figure 6.3. Dual Boot Options Window



Step 3 of 4: Select Output File(s) window (Figure 6.4)

- Specify the name of the output PROM hex file in the **Output File 1** field.
- Select Next.

🔀 Radiant Deployment Tool- project1.ddt*	-		×
Eile Edit Help			
External Memory: Dual Boot			
Step 3 of 4: Select Output File(s)			
Output File 1: C:/FPGA-TN-02145/Dual_Boot.mcs		~	
	Previous	N	ext

Figure 6.4. Select Output File Window

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Step 4 of 4: Generate Deployment window (Figure 6.5)

- Review the summary information.
- If everything is correct, click the **Generate** button.
- The Generate Deployment pane should indicate that the PROM file was generated successfully.
- Save the deployment settings by selecting **File > Save**.
- To exit, select File > Exit.

			~
Radiant Deployment Tool- project1.ddt*	-		×
Edit Help			
zernal Memory: Dual Boot			
itep 4 of 4: Generate Deployment			
		View File	
Deployment Tool Summary			^
Input File 1: C:/FPGA-TN-02145/Bitstream_1.bit			
<pre>(nput File 2: C:/FPGA-TN-02145/Bitstream_2.bit</pre>			
Options:			
Output Format: Intel Hex			1
SPI Flash Size (Mb): 128			
SPI Flash Kedu node:udd 1/0 SPI Flash Kedu Colden Dattarn://DC/TN-0216/Sitstraam 1 bit			
Golden Statting Address: 0x00E0000			
Primary Pattern: C:/FPGA-TN-02145/Bitstream 1.bit			
Protect Golden Sector: Off			
Dute Wide Die Minnen. Off			-
.ommand Line C;/scc/programmer/2.0/bin/nt64/ddtcmd" -oft -boot -dev LIFCL-40 -golden "C:/FPGA-TN-02145/Bitstream_1.bit" -goldenadd 0x000E0000 -primary "C:/FPGA-TN-02145/Bitstream lashsize 128 -quad 1 -of "C:/FPGA-TN-02145/Dual_Boot.mcs"	_1.bit" -fi	ormat int -	
keeding Golden Input File: C://FPGA-TN-02145/Bitstream_1.bit			,
Ser Specify Golden Address is: 0x000C0000 Find 0x001A0000			
Sector 0x00FF0000: JUMP: 0x000E0000.			
ormat: Intel Hex			
Dutput File: C:/FPGA-TN-02145/Dual_Boot.mcs			÷
tart generation.			
senerating Intel Hex YRUM Hie			
:\FPGA-TN-02145\Dual_Boot.mcs			
attice Radiant Deployment Tool has exited successfully.			
Pre	vious	Gener	at

Figure 6.5. Generate Deployment Window



## 6.2. Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File

The following steps provide the procedure for generating a Ping-Pong boot PROM hex file using the Radiant Deployment Tool.

- 1. Generate the Primary and Secondary bitstream files in Lattice Radiant software.
  - When the Primary or Secondary bitstream is the second boot option, it by default becomes the Golden bitstream.
  - Primary bitstream file MCCLK\_FREQ (SPI Master Clock Frequency) setting should not exceed the external Flash device normal/standard read speed. This is not applicable to MachXO5-NX device that uses internal flash memory.
  - For LFMXO5-55T and LFMXO5-100T parts, the maximum supported FLASH\_CLK\_FREQ of the primary bitstream file is 56.2 MHz. This limitation is not applicable to the single boot feature.
  - MCCLK\_FREQ and FLASH\_CLK\_FREQ can be configured using the Global tab of the Device Constraint Editor in Lattice Radiant software.
- 2. Invoke Lattice Radiant Deployment Tool from Start > Lattice Radiant Programmer > Deployment Tool.
- 3. In the Radiant Deployment Tool window, select External Memory as the Function Type and select Ping-Pong Boot as the Output File Type (Figure 6.6).
  - Note that the External Memory selection is also applicable to MachXO5-NX device that uses internal flash memory.
- 4. Select OK.

🛐 Radiant Deplo	yment Tool - New Deployme	ent	?	×
Function Type:	External Memory			-
Output File Type:	Ping-Pong Boot			•
		OK	Clos	
		UK	Clos	C

Figure 6.6. Creating New Deployment for Ping-Pong Boot PROM Hex File

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Step 1 of 4: Select Input File(s) window (Figure 6.7)

- Click the **File Name** fields to browse and select the two bitstream files to be used to create the PROM hex file.
- The Device Family and Device fields auto-populate based on the bitstream files.
- Select Next.

Radiant Deployment Tool- project3.ddt*				-		×
🗠 🖻 🔚 📧 📼 📼 🚟 🚟 🌌						
External Memory: Ping-Pong Boot						
Step 1 of 4: Select Input File(s)						
File Name (*.bit *.rbt)	Device Family		Device			
1 C:/FPGA-TN-02145/Bitstream_1.bit	LIFCL	LIFCL-40				
2 C:/FPGA-TN-02145/Bitstream_2.bit	LIFCL	LIFCL-40				
			Pre	vious	Nex	t

Figure 6.7. Select Input Files Window



Step 2 of 4: Ping-Pong Boot Options window (Figure 6.8)

- Select the Output Format (Intel Hex, Motorola Hex, or Extended Tektronix Hex).
- Select the SPI Flash Size (4, 8, 16, 32, 64, 128, 256,512, or 1024 Mb).
- Select SPI Flash Read Mode (Standard Read, Fast Read, Dual I/O SPI Flash Read, or Quad I/O SPI Flash Read).
- The **Radiant Deployment Tool** automatically assigns the bitstream files selected in Step 1 to be used for Primary and Secondary Patterns.
  - Change the pattern options by clicking on the drop-down menu of the respective field.
  - The Starting Address of the Primary Pattern is automatically assigned and can be modified by clicking on the drop-down menu.
  - The Starting Address of the Secondary Pattern is automatically assigned and can be modified by clicking on the drop-down menu.
- Select the following options as required.
  - **Generate Jump Table Only** Generates a JUMP table to select an image for booting without changing the physical location of the images in the internal or external SPI Flash.

For example, a JUMP table file can be created to attempt to load Bitstream\_2.bit file first. This new JUMP table file can be programmed to the internal or external Flash to overwrite the previous JUMP table file.

The JUMP table is in .mcs format that carry the SPI Flash Read Mode setting, the Primary image boot address and the Secondary/Golden image boot address.

- Byte Wide Bit Mirror Flips each byte in Intel, Extended Tektronix, or Motorola hexadecimal data files. For example, 0xCD (b1100 1101) becomes 0xB3 (b1011 0011) when this is selected. You do not need to enable this setting if you program the .mcs file using Radiant Programmer. If you are using a third-party programmer, check with your vendor to understand if the byte wide bit mirror is needed.
- **Retain Bitstream Header** By default, Radiant Deployment Tool replaces the bitstream header information (name, version number and date of the file) with 0xFF values.

Selecting this option retains the header information that was generated as the header.

• Select Next.

🛐 Radiant Deployment Tool- pro	ject0.ddt*	_		×
File Edit Help				
🐣 🖻 🔚 📧 📼 🕽	ED 🛲 SVE 🚟 🛃 LOG			
External Memory: Ping-Pong Bo	ot			
Step 2 of 4: Ping-pong Boot Op	tions			
Output Format:	Intel Hex 🔻			
SPI Flash Size (Mb):	128 🔻			
SPI Flash Read Mode:	Standard Read 🔻			
Primary Pattern:	C:/FPGA-TN-02145/Bitstream_1.bit   Starting Address: 0x00010000			•
Secondary Pattern:	C:/FPGA-TN-02145/Bitstream_2.bit   Starting Address: 0x000E0000			•
First Boot Selection:	Primary Pattern 🔻			
Generate Jump Table Only				
Byte Wide Bit Mirror				
Retain Bitstream Header				
	Pr	revious	<u>N</u> ex	đ

#### Figure 6.8. Ping-Pong Boot Options Window

<sup>© 2020-2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### Step 3 of 4: Select Output File(s) window (Figure 6.9)

- Specify the name of the output PROM hex file in the **Output File 1** field.
- Select Next.

🛐 Radiant Deploym	ent Tool- project0.ddt*	_		×
<u>F</u> ile <u>E</u> dit <u>H</u> elp				
🕈 🖆 🔒	15C 🚥 JED 🚛 SVF 🌃 🧾			
External Memory: P	Ping-Pong Boot			
Step 3 of 4: Select	t Output File(s)			
Output File 1:	C:/FPGA-TN-02145/Ping-Pong_Boot.mcs		~	
	E	revious	N	ext

Figure 6.9. Select Output File Window



Step 4 of 4: Generate Deployment window (Figure 6.10)

- Review the summary information.
- If everything is correct, click the **Generate** button.
- The **Generate Deployment** pane should indicate the PROM file was generated successfully.
- Save the deployment settings by selecting **File > Save**.
- To exit, select File > Exit.

Prediant Deployment Tool- project0.ddt*				
A fut help A fut hel	🚰 Radiant Deployment Tool- project0.ddt*	-		$\times$
With an analysis       Wein and Wei	Eile Edit Help			
Seteral Hemory: Ping-Pong Boot         Seterate Deployment         Verw File         Verw File         Verw File         Verw File         Verw File         Output File 1: C:/FFQA-TN-02145/Bitstream_1.bit         Input File 2: C:/FFQA-TN-02145/Bitstream_1.bit         Output Format: Intel Nex         SPIT Flash Read Node: Standard Read         Primary Pattern: C:/FFQA-TN-02145/Bitstream_1.bit         Primary Pattern: C:/FFQA-TN-02145/Bitstream_1.bit         Primary Pattern: C:/FFQA-TN-02145/Bitstream_1.bit         Secondary Pattern: C:/FFQA-TN-02145/Bitstream_1.bit         Secondary Pattern: C:/FFQA-TN-02145/Bitstream_1.bit         Secondary Sectors: Off         Commod Line         C//Secondary Methodo: Secondary Sectors: Start 0x000E0000         Secondary Methodocome         Anti-Methodocome         Ping-Pong Boot Secondary Sectors: Start 0x000E0000         Sector 0x000F00000: :	201 🥸 🔤 🔤 🔤 🔤 🕾			
Step 4 of 4: Generate Deployment           Vew File           Opployment Tool Summary           Input File 1: C:/FPGA-TN-02145/Bitstream_1.bit           Input File 2: C:/FPGA-TN-02145/Bitstream_2.bit           Options:           Options:           SPI Flash Read Mode: Standard Read           Primary Starting Address: 0x00010000           Secondary Starting Address: 0x00010000           Byte Wide Bit Hurror: Off           Retain Bitstream Header: Off           Command Line           C:/fcc/forgorammer/2.0/bin/ht64/ddtmd*-oft-pingpong-dev.LFCL-40-primary %C;/FPGA-TN-02145/Bitstream_1.bit*-primaryadd 0x00010000 -secondary %C;/FPGA-TN-02145/Bitstream_2.bit           Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000           Sector 0x00FE0000: 3MMP: 0x000E0000 End 0x1b0000	External Memory: Ping-Pong Boot			
View File           Deployment Tool Summary           Input File 1: C:/FPGA-TN-02145/Bitstream_1.bit           Input File 2: C:/FPGA-TN-02145/Bitstream_2.bit           Options:           Options:           SPI Flash Read Mode:           Standard Read           Primary Starting Address:           Ox0002000           Byte Mide Bit Mirror:           Off           Retain Bitstream Reader:           Off           Retain Bitstream Reader:           Off           Ping-Pong Boot Secondary Sectors:           Sector MoudDe0000.           Sector NouDE0000.           C/FPGA-TN-02145/Bitsman_2.hp.bt.           Format: Intel Hex           Output File (C)           C:/FPGA-TN-02145/Ping-Pong_Boot.mcs           Start generation           Start generation           Lattice Radiant Depl	Step 4 of 4: Generate Deployment			
Deployment Tool Summary <ul> <li>Input File 1: C:/FPGA-TN-02145/Bitstream_1.bit</li> <li>Input File 2: C:/FPGA-TN-02145/Bitstream_2.bit</li> </ul> Options:              Output Format: Intel Hex             Spir Flash Size (MD): 128             Spir Flash Read Mode: Standard Read             Prinary Pattern: C:/FPGA-TN-02145/Bitstream_1.bit             Primary Starting Address: 0x00010000             Secondary Pattern: C:/FPGA-TN-02145/Bitstream_2.bit             Secondary Starting Address: 0x00020000             Byte Wide Bit Mirror: Off             Retain Bitstream Header: Off               vv             V			View File	
Input File 1: C:/FPGA-TN-02145/Bitstream_2.bit Input File 2: C:/FPGA-TN-02145/Bitstream_2.bit Options: Options: Options: Primary Pattern: C:/FPGA-TN-02145/Bitstream_1.bit Primary Starting Address: 0x0001000 Secondary Starting Address: 0x0001000 Byte Wide Bit Mirror: Off Retain Bitstream Header: Off Command Line 'C:/kec/programme/2.0/bin/ht64/ddtmd" oft-pingpong-dev LIFCL-40-primary 'C:/FPGA-TN-02145/Bitstream_1.bit" primaryadd 0x00010000 -secondary 'C:/FPGA-TN-02145/ Bitstream_2.bit" secondary add 0x000E0000 - format int -flashsize 128 - of 'C:/FPGA-TN-02145/Bitstream_1.bit" primaryadd 0x00010000 -secondary 'C:/FPGA-TN-02145/ Bitstream_2.bit" secondary Sectors: Start 0x000E0000 - format int -flashsize 128 - of 'C:/FPGA-TN-02145/Ping-Pong_Boot.mcs" Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000 Sector 0x00FF0000: JUMP: 0x000E0000 End 0x1b0000 Sector 0x00FF0000: JUMP: 0x000E0000. Sector 0x00FF0000: JUMP: 0x00E0000. Sector 0x00FF0000: JUMP: 0	Deployment Tool Summary			^
Options:       Output Format: Intel Hex         SPI Flash Size (Mb): 128         SPI Flash Read Mode: Standard Read         Primary Pattern: C:/FPGA-TN-02145/Bitstream_1.bit         Primary Starting Address: 0x0002000         Secondary Pattern: C:/FPGA-TN-02145/Bitstream_2.bit         Secondary Pattern: C:/FPGA-TN-02145/Bitstream_2.bit         Secondary Starting Address: 0x00020000         Byte Wide Bit Mirror: Off         Retain Bitstream Header: Off         Command Line         "C:/scc/programmer/2.0/bin/nt64/ddtcmd"-oft-pingpong-dev LIFCL-40-primary "C:/FPGA-TN-02145/Bitstream_1.bit"-primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/Bitstream_2.bit"-secondaryadd 0x00020000 format int -flashste 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000 <ul> <li>Sector 0x00F00000: JUMP: 0x000E0000</li> <li>Sector 0x00F00000: JUMP: 0x000E0000</li> <li>Sector 0x00E00000 End 0x1b0000</li> <li>Sector 0x00F00000: JUMP: 0x000E0000</li> <li>Start generation.</li> <li>Generating Intel Hex PROM File</li> <li>Successfuly generate file(s)</li> <li>C:FPGA-TN-02145/Ping-Pong_Boot.mcs</li> <li>Lattice Radiant Deployment Tool has exited successfully.</li> <li>V</li> </ul> Previous Generate	Input File 1: C:/FPGA-TN-02145/Bitstream_1.bit Input File 2: C:/FPGA-TN-02145/Bitstream_2.bit			
Output Format:       Intel Hex         SPI Flash See (Mb):       128         SPI Flash Read Mode:       Standard Read         Prinary Pattern:       C:/FPGA-TN+02145/Bitstream_1.bit         Primary Starting Address:       0x000E0000         Spte Wide Bit Mirror:       Off         Retain Bitstream Header:       Off         Command Line       *         Tc:/lscc/programmer/2.0bin/ht64/ddtmd*-oft-pingpong -dev LIFCL-40 - primary *C:/FPGA-TN-02145/Bitstream_1.bit* -primaryadd 0x00010000 -secondary *C:/FPGA-TN-02145/Bitstream_2.bit* -secondaryad 0x000E0000 -format int -flashsize 128 - of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs*         Ping-Pong Boot Secondary Sectors:       Start 0x00E0000 - format int -flashsize 128 - of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs*         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 - format int -flashsize 128 - of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs*         Sector 0x00FF0000:       JUMP: 0x000E0000 - format int -flashsize 128 - of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs*         Sector 0x00FF0000:       JUMP: 0x000E0000 - format int -flashsize 128 - of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs         Start generation.       Cutput File:::::         Successfully generate file(s)          C:/FPGA-TN-02145/Ping-Pong_Boot.mcs          Lattice Radiant Deployment Tool has exited successfully.       v	Options:			
SET Flash Base Mode:       Standard Read         SPI Flash Base Mode:       Standard Read         Prinary Pattern:       C:/FPGA-TN-02145/Bitstream_1.bit         Primary Starting Address:       0x00010000         Secondary Pattern:       C:/FPGA-TN-02145/Bitstream_2.bit         Secondary Starting Address:       0x00020000         Byte Wide Bit Mirror:       Off         Command Line       *         To:/scc/programme/2.0/bin/ht64/ddtmd*-oft-pingpong -dev LIFCL-40 -primary *C:/FPGA-TN-02145/Bitstream_1.bit* -primaryadd 0x00010000 -secondary *C:/FPGA-TN-02145/         Bitstream_2.bit* -secondaryadd 0x000E0000 -format int -flashsize 128 -of *C:/FPGA-TN-02145/Ping-Pong_Boot.mcs*         Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000         Sector 0x00FF00001: JUMP: 0x000E0000.         Generating Intel Hex ROM File         Successfully generate file(s)         C:/FPGA-TN-02145/Ping-Pong_Boot.mcs         Lattice Radiant Deployment Tool has exited successfully.	Output Format: Intel Hex SDI Flock Size (Mb): 128			
Prinary Pattern: C:/FPGA-TN-02145/Bitstream_1.bit         Primary Starting Address: 0x0001000         Secondary Pattern: C:/FPGA-TN-02145/Bitstream_2.bit         Secondary Starting Address: 0x00020000         Byte Wide Bit Mirror: Off         Command Line         "C:/lscc/programmer/2.0/bin/ht64/ddtcmd"-oft-pingpong-dev LIFCL-40-primary "C:/FPGA-TN-02145/Bitstream_1.bit"-primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/         Bitstream_2.bit" -secondary Sectors: Start 0x000E0000 End 0x100000         Sector 0x00FF0000: JUMP: 0x000E0000.         Sector 0x00FF0000: J	SPI Flash Size (ND). 120 SPI Flash Read Mode: Standard Read			
Primary Starting Address:       0x00010000         Secondary Pattern:       C:/FPGA-TN-02145/Bitstream_2.bit         Secondary Starting Address:       0x00020000         Byte Wide Bit Mirror:       Off         Command Line       *         "C:/fscc/programmer/2.0/bin/nt64/ddtomd"-oft-pingpong -dev LIFCL-40 -primary "C:/FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/ Bitstream_2.bit" -secondaryadd 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000       *         Sector 0x00FF0000; JJMP: 0x000E0000.       *         Sector 0x00FF0000; JJMP: 0x00E0000.       *         Sector 0x00FF0000; JJMP: 0x00E0000.<	Prinary Pattern: C:/FPGA-TN-02145/Bitstream_1.bit			
Secondary Starting Address: 0x000E0000 Byte Wide Bit Mirror: Off Retain Bitstream Header: Off 'v' Command Line 'c:/scc/programmer/2.0/bin/nt64/ddtcmd"-oft-pingpong-dev LIFCL-40 -primary "C:/FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/ Bitstream_2.bit" -secondary add 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs" Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000 Sector 0x00FF0000: JUMP: 0x000E0000. Sector 0x00FF0000: JUMP: 0x00E0000. Sector 0x00FF0000: JUMP: 0	Primary Starting Address: 0x00010000			
Byte Wide Bit Mirror:       Off         Retain Bitstream Header:       Off         Command Line       "C:/scc/programmer/2.0/bin/nt64/ddtcmd" -oft -pingpong -dev LIFCL -40 -primary "C:/FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/         Bitstream_2.bit" -secondaryadd 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Sector 0x00FF0000:       JUMP: 0x000E0000         Sector 0x00FF00000:       JUMP: 0x000E0000         Sector 0x00FF00000:       JUMP: 0x000E0000         Sector 0x00FF00000:       JUMP: 0x000E0000         Sector 0x000E0000:       C:/PFGA-TN-02145/Ping-Pong_Boot.mcs         Start generation.       Generate file(s)         C:/PFGA-TN-02145/Ping-Pong_Boot.mcs       v         Lattice Radiant Deployment Tool has exited successfully.       v	Secondary Pattern: C://PGA-IN-02145/bitStream_2.bit			
Retain Bitstream Header:       Off         Command Line       "C:/Egcc/programmer/2.0/bin/ht64/ddtcmd" -oft -pingpong -dev LIFCL-40 -primary "C:/FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/Bitstream_2.bit" -secondaryadd 0x000E0000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 - format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 - format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors:       Start 0x000E0000 - format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Sector 0x00FF0000:       JUMP: 0x000E0000.         Sector 0x000FF00000:       C:/FPGA-TN-02145/Ping-Pong_Boot.mcs         Start generation.       Generate file(s)         C:/FPGA-TN-02145/Ping-Pong_Boot.mcs       v         Successfully generate file(s)       v         Lattice Radiant Deployment Tool has exited successfully.       v	Byte Wide Bit Mirror: Off			
Command Line         "C:/!scc/programmer/2.0/bin/nt64/ddtcmd" -oft -pingpong -dev LIFCL-40 -primary "C:/FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/Bitstream_2.bit" -secondaryadd 0x00010000 -secondary "C:/FPGA-TN-02145/Bitstream_2.bit" -secondaryadd 0x000000000 -format int -flashsize 128 -of "C:/FPGA-TN-02145/Ping-Pong_Boot.mcs"         Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000 <ul> <li>Sector 0x00FF0000; JUMP: 0x000E0000.</li> <li>Sector 0x000E0000; C:/FPGA-TN-02145/Bitstream_2_tmp.bit.</li> <li>Format: Intel Hex</li> <li>Output File: C:/FPGA-TN-02145/Ping-Pong_Boot.mcs</li> <li>Start generation.</li> <li>Generating Intel Hex PROM File</li> <li>Successfully generate file(s)</li> <li>C:/FPGA-TN-02145/Ping-Pong_Boot.mcs</li> <li>Lattice Radiant Deployment Tool has exited successfully.</li> </ul> <ul> <li>Previous</li> <li>Generate</li> </ul>	Retain Bitstream Header: Off			~
Ping-Pong Boot Secondary Sectors: Start 0x000E000 End 0x1b0000         Sector 0x00FF0000; JUMP: 0x000E0000.         Sector 0x000F0000: C;/FPGA-TN-02145/Bitstream_2_tmp.bit.         Format: Intel Hex         Output File: C;/FPGA-TN-02145/Bitstream_2_tmp.bit.         Generating Intel Hex PROM File         Successfully generate file(s)         C: \FPGA-TN-02145\Ping-Pong_Boot.mcs         Lattice Radiant Deployment Tool has exited successfully.         v	Command Line "C://scc/programmer/2.0/bin/nt64/ddtcmd" -oft -pingpong -dev LIFCL-40 -primary "C://FPGA-TN-02145/Bitstream_1.bit" -primaryadd 0x00010000 -secondary "C://FPGA Bitstream_2.bit" -secondaryadd 0x000E0000 -format int -flashsize 128 -of "C://FPGA-TN-02145/Ping-Pong_Boot.mcs"	-TN-021	.45/	
Sector 0x00FF0000: JUMP: 0x000E0000. Sector 0x000E0000: C:/FPGA-TN-02145/Bitstream_2_tmp.bit. Format: Intel Hex Output File: C:/FPGA-TN-02145/Ping-Pong_Boot.mcs Start generation. Generating Intel Hex PROM File Successfully generate file(s) C:\FPGA-TN-02145\Ping-Pong_Boot.mcs Lattice Radiant Deployment Tool has exited successfully.	Ping-Pong Boot Secondary Sectors: Start 0x000E0000 End 0x1b0000			^
Sector 0x000E000: C:/FPGATN-02145/Bitstream_2_tmp.bit. Format: Intel Hex Output File: C:/FPGA-TN-02145/Bing-Pong_Boot.mcs Start generation. Generating Intel Hex PROM File Successfully generate file(s) C: \FPGA-TN-02145\Ping-Pong_Boot.mcs Lattice Radiant Deployment Tool has exited successfully.	Sector 0x00FF0000: JUMP: 0x000E0000.			
Format: Intel Hex     Output File: C:/FPGA-TN-02145/Ping-Pong_Boot.mcs       Start generation.     Generating Intel Hex PROM File       Successfully generate file(s)     C:/FPGA-TN-02145/Ping-Pong_Boot.mcs       Lattice Radiant Deployment Tool has exited successfully.     v	Sector 0x000E00000: C:/FPGA-TN-02145/Bitstream_2_tmp.bit.			
Start generation. Generating Intel Hex PROM File Successfully generate file(s) C:\FPGA-TN-02145\Ping-Pong_Boot.mcs Lattice Radiant Deployment Tool has exited successfully. v	Format: Intel Hex Outhout File: C: /FPG6-TN-02145/Ping-Pong_Boot.mcs			
Generating Intel Hex PROM File Successfully generate file(s) C:(FPGA-TN-02145)Ping-Pong_Boot.mcs Lattice Radiant Deployment Tool has exited successfully.	Start generation.			
Successfully generate me(s) C:\FPGA-TN-02145\Ping-Pong_Boot.mcs Lattice Radiant Deployment Tool has exited successfully.	Generating Intel Hex PROM File			
Lattice Radiant Deployment Tool has exited successfully.	Succession y generate merso			
Previous Generate	Lattice Radiant Deployment Tool has exited successfully.			~
Previous Generate				
	Prev	/ious	Gene	rate

Figure 6.10. Generate Deployment Window

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## 6.3. Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File

The following steps provide the procedure for generating a Multi-Boot PROM hex file using the Radiant Deployment Tool. This procedure is an example for four total bitstreams, Primary Pattern, Golden Pattern, Alternate Pattern 1, and Alternate Pattern 2.

- 1. Generate all the bitstream files needed in Lattice Radiant Software.
  - Primary bitstream file MCCLK\_FREQ (SPI Master Clock Frequency) setting should not exceed the external Flash device normal/standard read speed. This is not applicable to MachXO5-NX device that uses internal flash memory.
  - For LFMXO5-55T and LFMXO5-100T parts, the maximum supported FLASH\_CLK\_FREQ of the primary bitstream file is 56.2 MHz. This limitation is not applicable to the single boot feature.
  - MCCLK\_FREQ and FLASH\_CLK\_FREQ can be configured using the Global tab of the Device Constraint Editor in Lattice Radiant software.
- 2. Invoke Lattice Radiant Deployment Tool from Start > Lattice Radiant Programmer > Deployment Tool.
- 3. In the Radiant Deployment Tool window, select **External Memory** as the **Function Type** and select **Advanced SPI Flash** as the **Output File Type** (Figure 6.11).
  - Note that the External Memory selection is also applicable to MachXO5-NX device that uses internal flash memory.
- 4. Select OK.

yment Tool - New Deployment	?	×
External Memory		•
Advanced SPI Flash		•
ОК	Clos	e
		-
	yment Tool - New Deployment External Memory Advanced SPI Flash OK	yment Tool - New Deployment ? External Memory Advanced SPI Flash OK Clos

Figure 6.11. Creating New Deployment for Multi-Boot



Step 1 of 4: Select Input File(s) window (Figure 6.12)

- Click the File Name field to browse and select the primary bitstream file to be used to create the PROM hex file.
- The Device Family and Device fields auto populates based on the bitstream files selected.
- Select Next.

Radiant Deployment Tool- project2.ddt*				-		×
External Memory: Advanced SPI Flash						
Step 1 of 4: Select Input File(s)						
File Name (*.bit *.rbt *.bin *.hex)	Device Family		Device			
1 C:/FPGA-TN-02145/Bitstream_1.bit	LIFCL	LIFCL-40				
			Pr	evious	<u>N</u> e)	d

Figure 6.12. Select Input File Window

Note: Figure 6.12 shows the step to select the Primary pattern.

<sup>© 2020-2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Step 2 of 4: Advanced SPI Flash Options window (Figure 6.13)

- Go to the **Options** tab.
- Select the **Output Format** (Intel Hex, Motorola Hex, or Extended Tektronix Hex).
- Select the SPI Flash Size (4, 8, 16, 32, 64, 128, 256, 512, and 1024 Mb).
- Select SPI Flash Read Mode (Standard Read, Fast Read, Dual I/O SPI Flash Read, or Quad I/O SPI Flash Read).
- Select the following options as required:
  - Byte Wide Bit Mirror Flips each byte in Intel, Extended Tektronix, or Motorola hexadecimal data files.

For example, 0xCD (b1100 1101) becomes 0xB3 (b1011 0011) when this is selected. You do not need to enable this setting if you program the .mcs file using Radiant Programmer. If you are using a third-party programmer, check with your vendor to understand if the byte wide bit mirror is needed.

- **Retain Bitstream Header** By default, Radiant Deployment Tool replaces the bitstream header information (name, version number, and date of the file) with 0xFF values. Selecting this option retains the header information that is generated as the header.
- **Optimize Memory Space** By default, the Radiant Deployment Tool uses the worst case file size for SPI Flash memory space allocation.
  - a. Worst case size is an uncompressed bitstream with maximum EBR and PCS. This allows maximum flexibility for field upgrades. If a new Primary Pattern file size grows significantly due to less compression or adding EBR blocks, it is guaranteed to fit in the sectors already allocated for Primary Pattern.
  - b. When this option is selected, the Radiant Deployment Tool uses the actual file size for the address allocation. This reduces wasted SPI Flash space and may allow for a smaller Flash device. If one or more of the new patterns have smaller compression ratio or more EBR/PCS, the new pattern(s) can encroach into another pattern bitstream memory space. If this occurs, the entire SPI Flash needs to be erased/ re-programmed with a new Hex file.
- Go to the **Multiple Boot** tab (Figure 6.14).
- Select the Multiple Boot option.
- Click on the **Golden Pattern** browse button to select the Golden Pattern bitstream.
  - The Starting Address of the Golden Pattern is automatically assigned. Change the Starting Address of the Golden Pattern by clicking on the drop-down menu.
- Select the following option as required:

**Protect Golden Sector** – By default, the golden sector, where the Golden Pattern is stored, is located immediately after the primary sector to save SPI Flash space. When this option is selected, the Golden Pattern location is moved to the first sector in the upper half of the SPI Flash. The new location is reflected in the Golden Pattern Starting Address field. This protects the Golden Pattern from accidental erase/reprogram by protecting the upper half of the SPI Flash when it is programmed.

- In the **Number of Alternate Patterns** field, select the number of alternate patterns to include through the drop-down menu.
- In the Alternate Pattern 1 field, click on the browse button to select the first alternate pattern.
  - The Starting Address of Alternate Pattern 1 is automatically populated. You can change the Starting Address of Alternate Pattern 1 by clicking on the drop-down menu.
- The Next Alternate Pattern to Configure field is automatically populated.
  - This is the pattern that is loaded during the next PROGRAMN/REFRESH event. You can change the pattern by clicking on the drop-down menu.

**Note**: You can select any available option. Once the MULTIBOOT primitive is instantiated in your design, any option you select does not affect the next pattern loading.

- In the Alternate Pattern 2 field, click on the browse button to select the second alternate pattern.
  - The Starting Address of Alternate Pattern 2 is automatically populated. You can change the Starting Address of Alternate Pattern 2 by clicking on the drop-down menu.



- The Next Alternate Pattern to Configure field is automatically populated.
  - This is the pattern that is loaded during the next PROGRAMN/REFRESH event. You can change the pattern by clicking on the drop-down menu.

**Note**: You can select any available option. Once the MULTIBOOT primitive is instantiated in your design, any option you select does not affect the next pattern loading.

• Select Next.

Radiant Deployment Tool- project2.ddt*	_		х
External Memory: Advanced SPI Flash			
Step 2 of 4: Advanced SPI Flash Options			
Ontions Licer Data Elles Multiple Boot			
Retain Bitstream Header			
Optimize Memory Space			
Pro	evious	<u>N</u> e:	xt

Figure 6.13. Advanced SPI Flash Options – Options Tab Window

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Radiant Deployment Tool- project2.ddt*	_		×
<u>File E</u> dit <u>H</u> elp			
External Memory: Advanced SPI Flash			
Step 2 of 4: Advanced SPI Flash Options			
Options User Data Files Multiple Boot			
Multiple Boot			
Golden Pattern: C:/FPGA-TN-02145/Bitstream_2.bit ▼			
Starting Address: 0x000E0000			
Protect Golden Sector			
Number of Alternate Patterns: 2			
Alternate Pattern 1: C:/FPGA-TN-02145/Bitstream_3.bit ▼			
Starting Address: UXUUICUUUU			
Next Alternate Pattern to Configure: Alternate Pattern 2 🔻			
Alternate Pattern 2: C:/FPGA-TN-02145/Bitstream_4.bit •			
Starting Address: 0x002B0000 👻			
Next Alternate Pattern to Configure: Primary Pattern 🔻			
Alkensete Betters 2			
Alternate Pattern 3:			
Starting Address:			
Next Alternate Pattern to Configure: Primary Pattern			
Alternate Pattern 4:			
Starting Address:			
Next Alternate Pattern to Configure: Primary Pattern			
	Previous	Ne	xt

Figure 6.14. Advanced SPI Flash Options – Multiple Boot Tab Window



Step 3 of 4: Select Output File(s) window (Figure 6.15)

- Specify the name of the output PROM hex file in the **Output File 1** field.
- Select Next.

Radiant Deploym	ent Tool- project	5.ddt*					_		×
	ISC DECL JED	SVF SVF	2	LOG					
External Memory:	Advanced SPI Fla	ash							
Step 3 of 4: Selec	t Output File(s)								
Output File 1:	C:/FPGA-TN-021	.45/Multi-Boot_4_E	itstreams.mc	s				~	
							Previous		<u>N</u> ext

Figure 6.15. Select Output File Window

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Step 4 of 4: Generate Deployment window (Figure 6.16)

- Review the summary information.
- If everything is correct, click the **Generate** button.
- The Generate Deployment pane should indicate the PROM file is generated successfully.
- Save the deployment settings by selecting **File > Save**.
- To exit, select **File > Exit**.

🛐 Radiant Deployment Tool- project5.ddt*			×
File Edit Help			
201 🔀 🔤 🔤 🔤 🗠 🗠			
External Memory: Advanced SPI Flash			
Step 4 of 4: Generate Deployment			
		View File	
Deployment Tool Summary			^
Input File: C:/FPGA-TN-02145/Bitstream_1.bit			
Options:			
Output Format: Intel Hex			
SPI Flash Size (HD): 120 SPI Flash Read Mode: Standard Read			
Byte Wide Bit Mirror: Off Retain Bitstream Header: Off			
Optimize Memory Space: Off			
Multiple Boot: On Colden Dattern: C:/FDC1-TN-02145/Bitstream 2 hit			
Golden Starting Address: 0x0000000			
Protect Golden Sector: Off			× .
Command Line "C:/Iscc/programmer/2.0/bin/ht64/ddtcmd" -oft -advanced -dev "LIFCL-40" -if "C:/FPGA-TN-02145/Bitstream_1.bit" -format int -flashsize 128 -gold Bitstream_2.bit" -goldenadd 0x000E0000 -multi 2 -altfile "C:/FPGA-TN-02145/Bitstream_3.bit" -address 0x001C0000 -next alt2 -altfile "C:/FPGA-TN address 0x002B0000 -next prim -of "C:/FPGA-TN-02145/Multi-Boot_4_Bitstreams.mcs"	en "C:/FPGA-TN- I-02145/Bitstrea	02145/ n_4.bit" -	
Sector 0x000E0000: C:/FPGA-TN-02145/Bitstream_2.bit. Sector 0x00FFFF00: JUMP: 0x000E0000.			^
MultiBoot Golden Sectors: Start 0x000E0000 End 0x001A0000			
Reading Alternate Pattern File: C:\FPGA-TN-02145\Bitstream 3.bit			
Reading Alternate Pattern File: C:\FPGA-TN-02145\Bitstream_4.bit			
Format: Intel Hex Output File: C:/FPGA-TN-02145/Multi-Boot 4 Bitstreams.mcs			
Sector 0x001C0000: C:\FPGA-TN-02145\Bitstream_3.bit.			
Sector 0x002B0000: C:\FPGA-TN-02145\Bitstream_4.bit.			
Generating Intel Hex PROM File			
Successfully generate file(s) C:\FPGA-TN-02145\Multi-Boot 4 Bitstreams.mcs			
Lattice Radiant Deployment Tool has exited successfully.			~
	Previous	<u>G</u> ene	rate

Figure 6.16. Generate Deployment Window

Refer to Lattice Nexus Multi-Boot Reference Design (FPGA-RD-02294) for more details of the reference design.



# 7. Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device

The following procedure is for programming a Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the SPI Flash Device using Radiant Programmer:

- 1. Connect power to the board and connect a download cable from the board to the PC.
- 2. Invoke Radiant Programmer using one of the following methods:
  - In Radiant Software window, select Tools > Programmer;
  - In Radiant Software window, select the **Programmer** icon (<sup>11</sup>) in the Radiant toolbar;
  - In the Windows Start menu, select Start > Lattice Radiant Programmer > Radiant Programmer;
  - In the Windows Start menu, select Start > Lattice Radiant Software > Radiant Programmer.
- 3. Radiant Programmer Getting Started window opens (Figure 7.1).
  - Select Create a New Project from a Scan, or Create a new blank project, or Select Open an existing programmer project.
  - Select **Detect Cable** to scan the PC to determine what cable is connected. Or, manually select the type of Cable and Port.
  - Select OK.
- 4. Select the Operation field by moving the cursor over it and double clicking the left mouse button.
- 5. The Device Properties window opens (Figure 7.2).
  - For Target Memory, select External SPI Flash Memory (SPI Flash).
  - For Port Interface, select JTAG2SPI.

CrossLink-NX/Certus-NX/CertusPro-NX and Radiant Programmer automatically takes care of the details to connect the JTAG port pins to the SPI interface pins and to program the external SPI Flash device via the JTAG port.

- For Access Mode, select Direct Programming.
- For **Operation**, select **Erase**, **Program**, **Verify**.
- For Programming File, browse to select the .mcs file.
- In the SPI Flash Options field, specify the Family, Vendor, Device, and Package of the Flash device used on the board.
- For Data File Size (Bytes), click on the Load from File button.
- Click the **OK** button.
- 6. Program the external Flash device with one of the following methods:
  - In the Radiant Programmer window, select Run > Program Device.
  - In the **Radiant Programmer** window, click on the **Program** Device icon (<sup>4</sup>) in the toolbar.



Radiant Programmer - Getting Started ? ×					
New Project:					
Project Name:	Untitled	]			
Project Location:	C:/FPGA-TN-02145 ~	Browse			
Create a new	project from a scan				
Cable: HW-US	BN-2B (FTDI) V Port: FTUSB-0 V	etect Cable			
TCK Divider Set	ting (0-30x): 5 🜩				
O Create a new	blank project				
Open Project:					
Open an exist	ling programmer project				
D:\D_Projects\	Jedi TN\Blinking_LED\source\impl_1.xcf <	Browse			
	OK	Canc	el		

Figure 7.1. Radiant Programmer – Getting Started Window



🔮 LIFCL - I	LIFCL-40 - Device	Properties			?	×
General	Device Information	tion				
Device C	peration					
Target M	lemory:		External SPI Flash Memo	ory (SPI FLASH	i) 🔻	
Port Inte	erface:		SSPI2SPI		•	
Access N	Node:		Direct Programming		•	
Operatio	on:		Erase,Program,Verify		-	
Program	ming Options					
Progra	mming file: C:/FP	GA-TN-02145/Dual_Bo	oot.mcs			
SPI Flash	Options					
Family	:		SPI Serial Flash		•	
Vendo	r:		Macronix		•	
Device	:		MX25L12833F		•	
Packag	je:		8-pin SOP		•	
SPI Pr	ogramming					
Data	file size (Bytes):	16777030		Load from	File	
Start	t address (Hex):		0x0000000		-	
End	address (Hex):		0x00FF0000		•	
E	rase SPI part on p	programming error				
5	Secure SPI flash go	olden pattern sectors				
				ОК	Cance	4

Figure 7.2. Radiant Programmer – Device Properties Window



# 8. Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash

Radiant Programmer provides the flexibility for you to program various programming files at the different sections of the internal flash for respective purposes. Table 8.1 shows the programming options available for Direct FLASH Programming mode in Radiant Programmer.

Programming Options	Input File	Description
Flash Header/Dual Image <sup>1</sup>	.mcs	There are 2 type of .mcs files allowed:
		• The *_header.mcs that consists of only JUMP table for Ping-pong boot. Radiant automatically generate *_header.mcs when running Export Bitstream File in a MachXO5-NX project. The primary and secondary location of the *_header.mcs is based on the PRIMARY_BOOT and SECONDARY_BOOT settings in Device Constraint Editor.
		• The .mcs file generated for Dual Boot, Ping-pong Boot or Multi-Boot using Deployment Tool as described in Section 6. When you select this type of .mcs file, the Programmer will disable all other programming options automatically.
CFG0	.jed	The *_0.jed configuration bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the CUR_DESIGN_BOOT_LOCATION in Device Constraint Editor is set to IMAGE_0.
UFM0	.jed	The *_u0.jed bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the UFM0 is initialized in Flash Access IP in the design.
CFG1	.jed	The *_1.jed configuration bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the CUR_DESIGN_BOOT_LOCATION in Device Constraint Editor is set to IMAGE_1.
UFM1	.jed	The *_u1.jed bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the UFM1 is initialized in Flash Access IP in the design.
CFG2	.jed	The *_2.jed configuration bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the CUR_DESIGN_BOOT_LOCATION in Device Constraint Editor is set to IMAGE_2.
UFM2	.jed	The *_u2.jed bitstream file that is generated by Radiant automatically when running Export Bitstream File, provided the UFM2 is initialized in Flash Access IP in the design.
UserData0-7 <sup>2</sup>	.mcs	The *_ud0-7.mcs file that is generated by Radiant automatically when running Export Bitstream File, provided the USERDATAx is initialized in Flash Access IP in the design.
JUMP Command <sup>1</sup>	.mcs	The *_tail.mcs is generated by Radiant automatically when running Export Bitstream File. The JUMP address is following the SECONDARY_BOOT setting in the Device Constraint Editor.

#### Notes:

1. This option is available for Radiant Programmer version 2023.2 and onwards.

2. In Radiant Programmer 2023.1 and older version, UserData is from 0 to 8.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



The following procedure is for programming various programming files into the MachXO5-NX device internal flash using Radiant Programmer:

- 1. Connect power to the board and connect a download cable from the board to the PC.
- 2. Invoke Radiant Programmer using one of the following methods:
  - In Radiant Software window, select Tools > Programmer;
  - In Radiant Software window, select the Programmer icon (<sup>11</sup>) in the Radiant toolbar;
  - In the Windows Start menu, select Start > Lattice Radiant Programmer > Radiant Programmer;
  - In the Windows Start menu, select Start > Lattice Radiant Software > Radiant Programmer.
- 3. Radiant Programmer Getting Started window opens (Figure 7.1).
  - Select Create a New Project from a Scan, or Create a new blank project, or Select Open an existing programmer project.
  - Select **Detect Cable** to scan the PC to determine what cable is connected. Or, manually select the type of Cable and Port.
  - Click OK.
- 4. Select the Operation field by moving the cursor over it and double clicking the left mouse button.
- 5. The Device Properties window opens (Figure 8.1).
  - For Target Memory, select Flash Configuration Memory.
  - For **Port Interface**, select **JTAG**.
  - For Access Mode, select Direct FLASH Programming.
  - For Operation, select Erase, Program, Verify.
  - For **Other Programming Options**, select the appropriate files according to Table 8.1.
  - Click the **OK** button.
  - Refer to MachXO5-NX Programming and Configuration User Guide (FPGA-TN-02271) for designation of primary boot and secondary boot.
- 6. Program the internal Flash device with one of the following methods:
  - In the Radiant Programmer window, select **Run > Program** Device.
  - In the Radiant Programmer window, click on the **Program** Device icon ( like in the toolbar.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



General	Device Information			
Device	Operation			
Target	Memory:	FLASH Configuration Memory		
Port In	terface:	JTAG		
Access	Mode:	Direct FLASH Programming		
Operat	on:	Erase, Program, Verify		
Pase	word Protection Options (Provide key file if password protection enabled)	User Flash Memory Programming Options		
Flas	h Header/Dual Image Programming Options	UserData0 Programming		
- F	rogramming file:			
_		Start address (Hex): End address (Hex):		
CFG	0 Programming Options	UserData 1 Programming		
- F	rogramming file:		_	
	0 Programming Options	Start address (Hex): End address (Hex):	~	
- F	rogramming file:			
_		UserData2 Programming		
	1 Programming Options			
- F	rogramming file:	Start address (Hex): End address (Hex):		
	1 Programming Options	UserData3 Programming		
	rogramming file-			
		Start address (Hex): End address (Hex):		
	2 Programming Options			
- F	rogramming file:		_	
	2 Programming Ontions			
		Start address (Hex): End address (Hex):		
- F	rogramming file:	···· <		>

Figure 8.1. Radiant Programmer – Device Properties Window



# 9. Corrupting Primary Image to Test Dual Boot, Ping-pong Boot, or Multi-Boot

There are several ways to corrupt the Primary image to test if the device will fall back to the Golden image correctly:

- You can corrupt the .mcs file that is generated using Deployment Tool as described in Creating a PROM File section.
- You can use JTAG2SPI bridge in the Radiant Programmer to write junk data to the address space where Primary image is located in the external flash.
- In the MachXO5-NX design, you can use the Flash Access IP to write a byte in the CFG page where Primary image is located.

## 9.1. Corrupting Generated .mcs File using Deployment Tool

This section describes the first method of corrupting the .mcs file before programming it to the internal or external flash of Nexus devices.

1. Open the .mcs file. The .mcs file is in Intel Hex format, you can open it with any text editor, each line in an Intel Hex file has the same basic pattern as this:

### :NNAAAATT[DDDDDDDDD]CC

where,					
:	Start of a line marker				
NN	Number of data bytes on the line				
AAAA	Address in bytes				
TT	Туре:				
	00 indicates data type				
	01 indicates end of file				
	Other types like 02 and 04 for extended address line				
DD	Data bytes, the number of bytes depend on the NN value				
СС	Checksum (2s-complement of number of bytes+address+type+data)				

2. Identify the address location that you want to corrupt in the .mcs file and modify it. For example, below line is the 16 bytes at location 0x01A0, with the checksum 0x88. You can modify any data bytes in the line and recalculate the checksum after the modification.

:1001A00000000FFFFFFF4700000080F00EC24488 → Original line in .mcs file.

For example, if you corrupt the location 0x01AF from 0x44 to 0xFF, the checksum is calculated by:

- a. Summing up every byte except checksum:
- b. 0x10 + 0x01 + 0xA0 + 0xFF + 0xFF + 0xFF + 0xFF + 0x47 + 0x80 + 0xF0 + 0x0E + 0xC2 +**0xFF (corrupted value)**= 0x833, omit the carry bit, the balance become 0x33.
- c. Invert all the bit of 0x33, the value is 0xCC.
- d. Adding 1 to 0xCC = 0xCD, this is the new calculated checksum.
- Replace the original line with the new line that has the corrupted byte.
   :1001A00000000FFFFFFFF4700000080F00EC2FFCD → New line to replace the original line in .mcs file.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



- 4. Then, you can proceed to program the corrupted .mcs file to the external or internal flash by following the instructions in Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device and Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash sections.
- 5. After the programming is successful, reconfigure or power cycle the FPGA. You should be able to observe the FPGA is now loading the Golden image instead of the Primary image. You can identify which image is loaded to the FPGA by observing the functionality of the design or using the Radiant Programmer to read the Status Register as shown in Figure 9.1.

General     Device Information       Device Operation	~
Device Operation Target Memory: Static Random Access Memory (SRAM) Port Interface: JTAG	~
Target Memory:     Static Random Access Memory (SRAM)       Port Interface:     JTAG	$\sim$
Port Interface: JTAG	
	$\sim$
Access Mode: Direct Programming	$\sim$
Operation: Read Status Register	$\sim$

Figure 9.1. Reading Device Status Register using Radiant Programmer

## 9.2. Example of Corrupting Preamble of Primary Image in Dual Boot

This section provides the example of corrupting the preamble of the Primary image in Dual Boot .mcs, and the expected Status Register value after the device falls back to Golden image upon corruption of Primary image is detected during configuration.

The line below shows the preamble value of 0xFFFFBDB3, note that 0xFFFFBDCD in the .mcs is due to the reversed bit order of every byte, this is the expected .mcs format adopted by Radiant Programmer.

Corrupting the preamble:

- 1. Program the corrupted .mcs file to the device as described in Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device and Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash sections.
- 2. Reconfigure or power cycle the FPGA.
- 3. Read the Status Register using Programmer as shown in Figure 9.1.

Figure 9.2 shows the Status Register value after the device falls back to Golden image. The **INITN** and **DONE** set to **1** indicate that the device is in user mode. The **BSE Error 1 Code** is **b0100**, which indicates the preamble error in previous bitstream execution. The **SPIm Fail** set to **1** indicates the failure to load the Primary image from the SPI flash due to the corruption.



Status Regi	ister																															?	;
	Global Locked	PWD Write Locked	PWD Read Locked	AES Write Locked	AES Read Locked	FEA Write Locked	FEA Read Locked	PUB Write Locked	PUB Read Locked	12C/13C Locked	SSPI Locked	JTAG Locked	Dry Run Auth Done	Auth Done	Authentication Mode (1)	Authentication Mode (0)	Reserved	INIT Bus ID Error	Reserved	NTINI	Key Destroy Pass	BSE Timeout	Slave SPI Timeout	Version	Flow Through Mode	Bypass Mode	BSE Error 1 Code (3)	BSE Error 1 Code (2)	BSE Error 1 Code (1)	BSE Error 1 Code (0)	Dry Run Done	UDS Programmed	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Chip Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	
	WDT Busy	Invalid Command	ID Error	EXEC Error	BSE Error Code (3)	BSE Error Code (2)	BSE Error Code (1)	BSE Error Code (0)	SPIm Fail	Std PreAmble	Enc PreAmble	Lattice PreAmble	SDM Enable	UID Enable	PWD AII	PWD Enable	Decrypt Only	WDT Reboot	Fail Flag	Busy Flag	Read Enable	Write Enable	ISC Enable	DONE	Reserved	Erase Enable	PWD Protect	JTAG Active	CONFIG Target Selection (	CONFIG Target Selection (	CONFIG Target Selection (	TRAN Mode	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Chip Value	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	
																																Clos	se

Figure 9.2. Device Status Register Value after Fall Back to Golden Image

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-TN-02145-2.1



# 10. Use Case Restrictions

### 10.1. Ping-pong Boot Limitation

If the bitstream corruption happens at the 32-bit preamble of the primary image, the configuration engine will not load the secondary image correctly, both the BSE Error Code and BSE Error 1 Code in Device Status Register will show a preamble error. You can recover it by reprogramming the external or internal flash memory with a good image via the JTAG or SSPI port. It is recommended that you use Dual-Boot configuration if your application requires you to update the user image remotely.

## 10.2. Soft Error Detection and Correction (SEDC) Use Case

If your design is using the SEDC feature, you need to ensure all images are implementing the SEDC feature. Mixing images with and without the SEDC feature in your design (for Dual Boot, Ping-pong Boot or Multi-Boot application) is not supported and will result in failure when reconfiguring the FPGA with another image that is triggered by the user or due to image corruption.

Refer to SED/SEC User Guide for Nexus Platform (FPGA-TN-02076) for more detail.



## References

For more information, refer to:

- CrossLink-NX Family Devices Web Page
- Certus-NX Family Devices Web Page
- CertusPro-NX Family Devices Web Page
- MachXO5-NX Family Devices Web Page
- Lattice Nexus Platform Web Page
- MachXO5-NX Programming and Configuration User Guide (FPGA-TN-02271)
- SED/SEC User Guide for Nexus Platform (FPGA-TN-02076)

For Boards, Demos, IP Cores, and Reference Designs for Lattice Nexus Devices, refer to:

- Boards, Demos, IP Cores, and Reference Designs for CrossLink-NX Devices
- Boards, Demos, IP Cores, and Reference Designs for Certus-NX Devices
- Boards, Demos, IP Cores, and Reference Designs for CertusPro-NX Devices
- Boards, Demos, IP Cores, and Reference Designs for MachXO5-NX Devices Other References:
- Lattice Insights for Training Series and Learning Plans
- Lattice Radiant Software Web Page



# **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



# **Revision History**

#### Revision 2.1, October 2024

Section	Change Summary
Introduction	Added Important Note at the end of this section.
Multi-Boot Mode	Newl added the MULTIBOOT Primitive, Booting Flow without MULTIBOOT Primitive, and Booting Flow with MULTIBOOT Primitive sections.
Creating a PROM File	• Addded For LFMXO5-55T and LFMXO5-100T parts, the maximum supported FLASH_CLK_FREQ of the primary bitstream file is 56.2 MHz. This limitation is not applicable to the single boot feature to the Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File, Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File, and Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File sections.
	<ul> <li>Added FLASH_CLK_FREQ to MCCLK_FREQ can be configured using the Global tab of the Device Constraint Editor in Lattice Radiant software in the Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File, Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File, and Using Radiant Deployment Tool to Create a Multi- Boot PROM Hex File sections.</li> </ul>
	<ul> <li>MCCLK_FREQ and FLASH_CLK_FREQ can be configured using the Global tab of the Device Constraint Editor in Lattice Radiant software.</li> </ul>
	<ul> <li>Added Note to Step 1 of 4 and Step 2 of 4 in the Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File section.</li> </ul>

### Revision 2.0, September 2024

Section	Change Summary
Ping-Pong Boot Mode	Updated Note 3 in Figure 4.1. Ping-Pong Boot Flow Diagram.

### Revision 1.9, August 2024

Section	Change Summary
Introduction	Table 1.1. Supported Device Families and Parts:
	<ul> <li>added LFD2NX-9 and LFD2NX-28 to Certus-NX family;</li> </ul>
	<ul> <li>added LFMXO5-15D and LFMXO5-55TD to MachXO5-NX family.</li> </ul>
Resources	Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode:
	<ul> <li>added LFD2NX-9 and LFD2NX-28 to related existing devices;</li> </ul>
	<ul> <li>added LFMXO5-15D, LFMXO5-55TD, and their related information.</li> </ul>
	• Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode:
	<ul> <li>added LFD2NX-9 and LFD2NX-28 to related existing devices;</li> </ul>
	<ul> <li>added LFMXO5-15D, LFMXO5-55TD, and their related information.</li> </ul>
	Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode:
	<ul> <li>added LFD2NX-9 and LFD2NX-28 to related existing devices;</li> </ul>
	<ul> <li>added LFMXO5-15D, LFMXO5-55TD, and their related information;</li> </ul>
	updated Note 1 and added Note 5.
Ping-Pong Boot Mode	Figure 4.1. Ping-Pong Boot Flow Diagram:
	<ul> <li>added 0x003F_FF00;</li> </ul>
	added Note 3.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



### Revision 1.8, February 2024

Section	Change Summary
All	<ul> <li>Updated the mentions of CrossLink-NX, Certus-NX, CertusPro-NX, and MachXO5-NX device families as Nexus devices or devices.</li> </ul>
	• Updated the mentions of CrossLink-NX/Certus-NX/CertusPro-NX/MachXO5-NX family as Nexus device or device.
	<ul> <li>Updated the mentions of CrossLink-NX/Certus-NX/CertusPro-NX/MachXO5 NX part to device.</li> </ul>
	Made editorial fixes.
Introduction	• Added the sentence: For the subsequent part of this document, the Nexus devices refer to all CrossLink-NX, Certus-NX, CertusPro-NX, and MachXO5-NX device families in the first paragraph of this section.
	• Added the sentence: Note that the MachXO5-NX family supports up to 3 bitstream patterns only inclusive of the Golden pattern to the Multi-Boot Mode's description.
Resources	• Removed an external from the sentence: The volatile SRAM configuration memory must be loaded from an external non-volatile memory that can store all the configuration data.
	• Removed or embedded flash from the sentence: The minimum SPI Flash densities or embedded flash required to support the different configuration boot modes are listed in Table 2.1, Table 2.2, and Table 2.3.
Dual Boot Mode	Updated section header names and figure caption in this section.
Ping-Pong Boot Mode	Updated section header names and figure caption in this section.
Multi-Boot Mode	Updated section header names in this section.
Creating a PROM File	• Added the phrase (MachXO5-NX uses internal flash) to the sentence: The various boot features on the Nexus devices are simple, requiring only one external SPI Flash device (MachXO5-NX uses internal flash), and flexible, due to the intelligent use of the JUMP command or table.
	• Added the phrase with the .mcs file extension to the sentence: The Lattice Deployment Tool, part of Lattice Radiant Software, merges the different patterns and the JUMP command and table into one PROM hex file with the .mcs file extension.
	<ul> <li>Updated steps 1 and 3 of Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File, Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File, and Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File sections.</li> </ul>
	• Updated the description of <i>Byte Wide Bit Mirror</i> in Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File, Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File, and Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File sections.
	• Replaced <i>the Lattice</i> to <i>Radiant</i> in Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File section header.
	• Updated the description of <i>Generate Jump Table Only</i> in Using Radiant Deployment Tool to Create a Ping-Pong Boot PROM Hex File section.
Programming the Dual Boot,	Replaced Embedded Flash with Internal Flash.
Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash	• Added the sentences: Radiant Programmer provides the flexibility for you to program various programming files at the different sections of the internal flash for respective purposes. Table 8.1 shows the programming options available for Direct FLASH Programming mode in Radiant Programmer to this section.
	<ul> <li>Added Table 8.1. Programming Options for Direct FLASH Programming Mode in Radiant Programmer.</li> </ul>
	• Replaced the phrases a Dual Boot, Ping Pong Boot, or Multi-Boot Pattern with various programming files and embedded Flash, such as a MachXO5-NX device with MachXO5-NX device internal flash in the sentence: The following procedure is for
	programming various programming files into the MachXO5-NX device internal flash using Radiant Programmer.
	• Replaced the sentence: For CFGx Programming Files, browse to select the .jed files with For Other Programming Options, select the appropriate files according to Table 8.1.



Section	Change Summary
	• Updated Figure 8.1.
Corrupting Primary Image to Test Dual Boot, Ping-pong Boot, or Multi-Boot	Added this section.
Use Case Restrictions	Added this section.
References	Added references to MachXO5-NX Programming and Configuration User Guide (FPGA-TN-02271) and SED/SEC User Guide for Nexus Platform (FPGA-TN-02076).

#### Revision 1.7, December 2023

Section	Change Summary
Disclaimers	Updated this section.
Inclusive Language	Newly added this section.
	<ul> <li>In the Using Radiant Deployment Tool to Create a Dual Boot PROM Hex File section, added 1024 Mb support for SPI Flash Size in Step 2 of 4: Dual Boot Options window.</li> </ul>
Creating a PROM File	<ul> <li>In the Using the Lattice Deployment Tool to Create a Ping-Pong Boot PROM Hex File section, added 1024 Mb support for SPI Flash Size in Step 2 of 4: Ping-Pong Boot Options window.</li> </ul>
	<ul> <li>In the Using Radiant Deployment Tool to Create a Multi-Boot PROM Hex File section, added 1024 Mb support for SPI Flash Size in Step 2 of 4: Advanced SPI Flash Options window.</li> </ul>

### Revision 1.6, August 2023

Section	Change Summary					
Introduction	Added LIFCL-33U to Table 1.1. Supported Device Families and Parts.					
Resources	<ul> <li>Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode: added LIFCL-33U and its data.</li> <li>Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode: added LIFCL-33U and its data.</li> <li>Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode: added LIFCL-33U and its data.</li> </ul>					
References	Newly added section					

#### Revision 1.5, March 2023

Section	Change Summary
Introduction	Added support to the LFMXO5-55T and LFMXO5-100T parts in the description.
Resources	Removed MachXO5-NX from the SRAM support.
	Added embedded flash support for different configuration boot modes.
	<ul> <li>Added LFMXO5-55T and LFMXO5-100T device support in Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode, Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode, and Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode.</li> </ul>
Creating a PROM File	Removed MachXO5-NX family from the various boot features support.
Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device	<ul> <li>Updated the section title adding external.</li> <li>Removed the MachXO5-NX family support from this section.</li> </ul>
Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the Internal Flash	Newly added section.
Technical Support Assistance	Added the frequently asked questions website link.



#### Revision 1.4, June 2022

Section	Change Summary
Introduction	Added CrossLink-NX-33 (LIFCL-33) device support.
Resources	Added CrossLink-NX-33 device support.
	<ul> <li>Added CrossLink-NX-33 (LIFCL-33) device and its related data to Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode, Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode, and Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode.</li> </ul>

#### Revision 1.3, March 2022

Section	Change Summary				
All	Changed the document title to Multi-Boot User Guide for Nexus Platform.				
Introduction	Added MachXO5-NX family support.				
Resources	<ul> <li>Added MachXO5-NX family support.</li> <li>Added MachXO5-NX device and its related data to Table 2.1. Maximum Configuration Bitstream Size – Single Bitstream Boot Mode, Table 2.2. Maximum Configuration Bitstream Size – Dual Boot Mode/Ping-Pong Mode, and Table 2.3. Maximum Configuration Bitstream Size – Multi-Boot Mode.</li> </ul>				
Dual Boot Mode	<ul> <li>Added MachXO5-NX device family support.</li> <li>Updated Figure 3.1. Nexus Device Dual Boot Flow Diagram changing to Internal/External Flash.</li> </ul>				
Ping-Pong Boot Mode	Added MachXO5-NX device family support.				
	• Updated Figure 4.1. Ping-Pong Boot Flow Diagram changing to Internal/External Flash.				
Multi-Boot Mode					
Creating a PROM File	7				
Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device	Added MachXO5-NX family support.				

#### Revision 1.2, May 2021

Section	Change Summary
Introduction	Added support for CertusPro-NX device family.
Resources	
Dual Boot Mode	
Ping-Pong Boot Mode	
Multi-Boot Mode	
Creating a PROM File	
Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device	
Resources	Added resources details for CertusPro-NX device family to Table 2.1, Table 2.2, and Table 2.3.

#### Revision 1.1, May 2020

Section	Change Summary
All	Changed the document title to "Multi-Boot Usage Guide for Nexus Platform".

<sup>© 2020-2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
Introduction	Added support for the Nexus platform including Certus-NX and CrossLink-NX device families.
Resources	
Dual Boot Mode	
Ping-Pong Boot Mode	
Multi-Boot Mode	
Creating a PROM File	
Programming the Dual Boot, Ping-Pong Boot, or Multi-Boot Pattern into the External SPI Flash Device	
Resources	Added resources details for Certus-NX device family in Table 2.1, Table 2.2, and Table 2.3.

#### Revision 1.0, January 2020

Section	Change Summary
All	Initial release.

© 2020-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



www.latticesemi.com