

# **sysCLOCK PLL Design and User Guide for Nexus Platform**

**Technical Note**

FPGA-TN-02095-2.5

July 2024



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

#### **Inclusive Language**

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive languag[e FAQ 6878](https://www.latticesemi.com/support/answerdatabase/6/8/7/6878) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



## <span id="page-2-0"></span>**Contents**







© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.<br>All other brand or product names are trademarks or registered trademark



## **Figures**





### **Tables**





## <span id="page-6-0"></span>**Acronyms in This Document**

A list of acronyms used in this document.



© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema



## <span id="page-7-0"></span>**1. Introduction**

This user guide describes the clock resources available in the Lattice Nexus™ Platform architecture, which includes CrossLink™-NX, Certus™-NX, CertusPro™-NX, and MachXO5™-NX product families.

The details are provided for Primary Clocks, Edge Clocks, PLLs, the Internal Oscillator, and clocking elements such as Clock Dividers, Clock Multiplexers, and Clock Stop Blocks available in the Nexus device.

The number of PLLs, Edge Clocks, and Clock Dividers for each device is listed i[n Table 1.1.](#page-7-2)

Parameter	<b>Description</b>	LIFCL-17 <b>LFD2NX-17</b> LFD2NX-9	LIFCL-33 LIFCL-33U	LIFCL-40 LFD2NX-40 <b>LFD2NX-28</b>	LFCPNX-50	LFCPNX-100	LFMXO5
Number of <b>PLLs</b>	General purpose Phase Locked Loops.	$\overline{2}$	$\mathbf{1}$	3	3	4	$\mathfrak{p}$
Number of Edge Clocks	Edge Clocks for high-speed interfaces.	12	12	12	12	12	8
Number of Edge Clock <b>Dividers</b>	Edge Clock Dividers for high- speed interfaces.	12	12	12	12	12	8
Number of Primary Clock <b>Dividers</b>	Programmable Primary Clock dividers for domain crossing applications.	1	$\mathbf{1}$	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	1
Number of <b>DDRDLLS</b>	DDRDLL used for DDR memory and High Speed I/O interfaces	$\overline{2}$	$\overline{2}$	$\overline{2}$	2	2	$\mathfrak{p}$

<span id="page-7-2"></span>**Table 1.1. Number of PLLs, Edge Clocks, and Clock Dividers**

<span id="page-7-1"></span>It is very important to validate the device pinout using the Lattice Radiant™ tool to avoid implementation issues.

## **2. Clock/Control Distribution Network**

Nexus devices provide global clock distribution in the form of global primary clocks. The device is organized into clock regions; each clock region can accommodate 16 primary clocks. For CrossLink-NX, Certus-NX, and MachXO5-NX, there are two clock regions and for CertusPro-NX there are four clock regions. There is a maximum of 64 unique clock input sources. The Nexus primary clocking structure is Edge Clock rich and contains generous low-skew Primary clock resources.



## <span id="page-8-0"></span>**3. Nexus Top-Level View**

A top-level view of the major clocking resources for the CrossLink-NX and Certus-NX devices are shown i[n Figure 3.1.](#page-8-1) The shaded blocks (PCIe®, upper left PLL, and I/O Bank 2/Bank 6/Bank 7) are not available in the LIFCL-17, LFD2NX-17, and LFD2NX-9 devices. The MIPI\_DPHY0 and MIPI\_DPHY1 on the top are only available for the CrossLink-NX family.



**Figure 3.1. CrossLink-NX and Certus-NX Clocking Structure**

<span id="page-8-1"></span>A top-level view of the major clocking resources for the CertusPro-NX devices are shown in [Figure 3.2.](#page-9-0) The Upper Right PLL is only for LFCPNX-100.





**Figure 3.2. CertusPro-NX Clocking Structure**

<span id="page-9-0"></span>A top-level view of the major clocking resources for the MachXO5-NX devices is shown in [Figure 3.3.](#page-9-1)





© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 

<span id="page-9-1"></span>All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



A top-level view of the major clocking resources for the CrossLink-NX-33 and CrossLink-NX-33U devices are shown in [Figure 3.4.](#page-10-0)



<span id="page-10-0"></span>**Figure 3.4. CrossLink-NX-33 and CrossLink-NX-33U Clocking Structure**



## <span id="page-11-0"></span>**4. Clocking Architecture Overview**

This section provides a brief overview of the clocking structure, elements, and PLL. Greater detail is provided starting with the [Appendix A. Primary Clock Sources and Distribution](#page-52-0) and [Appendix B.](#page-57-0) [Pinout Rules for Clocking in Nexus](#page-57-0) [Devices](#page-57-0) section.

### <span id="page-11-1"></span>**4.1. Primary Clock Network**

Up to 32 primary clocks (for CrossLink-NX, CrossLink-NX-33, CrossLink-NX-33U, Certus-NX, and MachXO5-NX) or 64 primary clocks (for CertusPro-NX) can be selected from up to 64 Primary Clock Sources (PLLs, External Inputs, SerDes, and others) and routed to the Primary Clock Network.

The Primary Clock Network provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric. The Primary Clock Network is divided into two clocking regions (for CrossLink-NX, CrossLink-NX-33, CrossLink-NX-33U, Certus-NX, and MachXO5-NX) or four clocking regions (for CertusPro-NX), each region associated with a DCS CMUX. Each of these regions has 16 clocks that can be distributed to the fabric in the region. Initially, the Lattice Radiant software automatically routes each clock region; up to a maximum of 16 clocks. The user can change how the clocks are routed by specifying a preference in the Lattice Radiant project constraints file to locate the clock to specific region.

### <span id="page-11-2"></span>**4.2. Edge Clock Network**

Edge Clocks are low skew, high speed clock resources used to clock data into/out of the I/O logic of Nexus devices. There are four Edge Clocks per bank located on the bottom side of the device.



## <span id="page-12-1"></span><span id="page-12-0"></span>**5. Overview of Clocking Components**

### **5.1. Edge Clock Dividers (ECLKDIV)**

Edge Clock dividers are provided to create the divided down clocks used for the I/O Mux/DeMux gearing logic (SCLK inputs of DDR I/O) and they drive the Primary Clock network. There are twelve Edge Clock Dividers on the Nexus device.

### <span id="page-12-2"></span>**5.2. Primary Clock Divider (PCLKDIVSP)**

For CrossLink-NX, Certus-NX, and MachXO5-NX, one programmable Primary Clock Divider is provided to create the divided down clocks. For CertusPro-NX, two programmable Primary Clock Dividers are available.

### <span id="page-12-3"></span>**5.3. Dynamic Clock Select (DCS)**

The dynamic clock select provides run-time selectable glitchless or non-glitchless operation between two independent clock sources to the primary clock network. This clock select allows the selection of clock sources without leaving the dedicated clock resources in the device. There is one dynamic clock select block on the CrossLink-NX, Certus-NX, and MachXO5-NX devices, and there are two dynamic clock select blocks on the CertusPro-NX device.

### <span id="page-12-4"></span>**5.4. Dynamic Clock Control (DCC)**

Dynamic Clock Control allows dynamic clock to enable and disables the MIDMUX Feed Line and the four special common interface block (CIB) clocks from the core. When a Feed Line is disabled, all the logic and clock signals that are fed by this Feed Line do not toggle. Hence, it reduces the overall dynamic power consumption of the device.

### <span id="page-12-5"></span>**5.5. Edge Clock Sync (ECLKSYNC)**

The Nexus devices have dynamic edge clock synchronization control (ECLKSYNC) which allows each edge clock to be disabled or enabled glitchlessly from core logic if desired. This allows the user to synchronize the edge clock to an event or external signal, if desired. It also allows the design to dynamically disable a clock and its associated logic in the design when it is not needed and thus save power.

### <span id="page-12-6"></span>**5.6. Oscillator (OSC)**

An internal programmable rate oscillator is provided. The oscillator can be used for FPGA configuration, Soft Error Detect (SED), and as a user logic clock source that is available after FPGA configuration. There is one OSCA on the Nexus device. The oscillator clock output is routed directly to primary clocking.

The oscillator output is not a high-accuracy clock, having a +/- 7% variation in its output frequency. It is mainly used for circuits that do not require a high degree of clock accuracy. Examples of usage are asynchronous logic blocks such as a timer or reset generator, or other logic that require a constantly running clock.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



## <span id="page-13-0"></span>**6. Primary Clocks**

### <span id="page-13-1"></span>**6.1. Primary Clock Sources**

The primary clock network has multiple inputs, called primary clock sources, which can be routed directly to the primary clock routing to clock the FPGA fabric.

The primary clock sources that can connect to the primary clock routing are:

- Dedicated Clock Input Pins
- PLL Outputs
- PCLKDIVSP/ECLKDIV Outputs
- Internal FPGA Fabric Entries (with minimum general routing)
- SGMII-CDR, SerDes/PCS clocks
- OSC Clock

All potential primary clock sources are multiplexed prior to going to the primary clock routing by a MIDMUX. There are 58 MIDMUX connections and four FPGA fabric connections, 62 total, routed to a multiplexor in the center of the chip called the centermux. From the centermux, primary clocks are selected and distributed to the FPGA fabric.

The maximum number of unique clock sources is:

18 bottom MIDMUX sources + 16 top MIDMUX sources + 12 left MIDMUX sources + 12 right MIDMUX sources + 4 direct FPGA fabric entry points (from general routing) = 62.

The basic clocking structure is shown in [Figure 3.1](#page-8-1) and [Figure 3.2,](#page-9-0) elaborated i[n Appendix A. Primary Clock Sources and](#page-52-0)  [Distribution.](#page-52-0)

### <span id="page-13-2"></span>**6.2. Primary Clock Routing**

The primary clock routing network is made up of low skew clock routing resources with connectivity to every synchronous element of the device. Primary clock sources are selected at the MIDMUX, then selected in the centermux and distributed on the primary clock routing to clock the synchronous elements in the FPGA fabric. For CrossLink-NX, Certus-NX, and MachXO5-NX, the primary clock routing network is divided into left and right regions. [Figure 6.1](#page-13-3) is the simplified view o[f Figure 3.1.](#page-8-1) For CertusPro-NX, the primary clock routing network is divided into four regions, up-left, up-right, low-left, and low-right. [Figure 6.2](#page-14-1) is the simplified view of [Figure 3.2.](#page-9-0)



<span id="page-13-3"></span>**Figure 6.1. Primary Clock Routing Architecture for CrossLink-NX, Certus-NX, and MachXO5-NX**





**Figure 6.2. Primary Clock Routing Architecture for CertusPro-NX**

<span id="page-14-1"></span>The centermux can source up to 16 independent primary clocks per region, which can clock the logic located in that region. The centermux can also route each clock source to all regions. The Lattice Radiant software automatically routes a primary clock to the regions in the FPGA.

### <span id="page-14-0"></span>**6.3. Dedicated Clock Inputs**

The Nexus device has dedicated pins called PCLK pins, to bring an external clock source into the FPGA and allow them to be used as FPGA primary clocks. These inputs route directly to the Primary clock network and to Edge Clock routing resources. A dedicated PCLK clock pin must always be used to route an external clock source to FPGA and I/O logic.

If an external input clock is being sourced to a PLL, then in most cases, the input clock should use a dedicated PLL input pin as described in [Dedicated PLL Inputs](#page-35-1) section. SerDes reference clocks also have dedicated SerDes reference clock pins. The Nexus device allows a PLL reference clock or a SerDes reference clock to come from an external Primary Clock (PCLK) pin and route through the Primary clock network to drive the reference clock to the SerDes or the input of a PLL. See [Appendix A](#page-52-0) for more details.



## <span id="page-15-0"></span>**7. Primary Clock Divider (PCLKDIVSP)**

Inside the centermux, one (for CrossLink-NX, Certus-NX, and MachXO5-NX) or two (for CertusPro-NX) Primary Clock Dividers are available. Each Primary Clock Divider provides the following functionalities:

- PCLK Divider supports  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$ ,  $\div 32$ ,  $\div 64$ , and  $\div 128$ . When PCLK divider is bypassed, it is  $\div 1$  mode.
- PCLK Divider can be reset by global Reset signals and sleep mode control signals. The global reset can be disabled by a configuration bit.
- PCLK Divider supports user Local Reset through CIB port.
- The reset is Asynchronous assert and synchronous de-assert. The divider output starts at the next cycle after the reset is synchronously released.
- Allow GSR activity to be ignored during device power up by gating this signal with internal DONE.
- <span id="page-15-1"></span>• When exiting from sleep mode, the retention registers are released from the asynchronous reset control.

### **7.1. PCLKDIVSP Component Definition**

The PCLKDIVSP component can be instantiated in the source code of a design as defined in this section. [Figure 7.1,](#page-15-2) [Table 7.1,](#page-15-3) an[d Table 7.2](#page-15-4) define the PCLKDIVSP component. Verilog and VHDL instantiations are included.



**Figure 7.1. PCLKDIVSP Component Symbol**

<span id="page-15-3"></span><span id="page-15-2"></span>



<span id="page-15-4"></span>





### <span id="page-16-0"></span>**7.2. PCLKDIVSP Usage in VHDL**

#### **Component Instantiation**

```
Library lattice;
use lattice.components.all;
```
#### **Component and Attribute Declaration**

```
component PCLKDIVSP
generic (DIV_PCLKDIV : string;
         GSR : string);
port (CLKIN : in STD_LOGIC;
        LSRPDIV : in STD LOGIC;
         CLKOUT : out STD_LOGIC);
end component;
```
#### **PCLKDIVSP Instantiation**

```
attribute DIV PCLKDIV : string;
attribute DIV_PCLKDIV of I1 : label is "X1";
attribute GSR : string;
attribute GSR of I1 : label is "DISABLED";
```

```
I1: PCLKDIVSP
generic map (DIV_PCLKDIV => "X2",
           GSR => "DISABLED")
port map (CLKIN => CLKIN,
           LSRPDIV => LSRPDIV,
           CLKOUT => CLKOUT);
```
### <span id="page-16-1"></span>**7.3. PCLKDIVSP Usage in Verilog**

#### **Component and Attribute Declaration**

```
module PCLKDIVSP (CLKIN, LSRPDIV, CLKOUT);
parameter DIV PCLKDIV = "X2"; // "X1", "X2", "X4", "X8", "X16", "X32", "X64", "X128"
parameter GSR = "DISABLED"; // "ENABLED", "DISABLED"
input CLKIN, LSRPDIV;
output CLKOUT;
endmodule
PCLKDIVSP Instantiation
defparam I1.DIV_PCLKDIV = "X2";
defparam I1.GSR = "DISABLED";
```
PCLKDIVSP I1 ( .CLKIN (CLKIN), .LSRPDIV (LSRPDIV), .CLKOUT (CLKOUT));

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 



## <span id="page-17-0"></span>**8. Dynamic Clock Select (DCS)**

One (for CrossLink-NX, Certus-NX, and MachXO5-NX) or two (for CertusPro-NX) dynamic clock select (DCS) blocks are located at the center of the PLC array, which can drive to any or all the regions. The DCS CMUX Structures are shown in [Figure 8.1](#page-17-1) and [Figure 8.2.](#page-17-2) 



**Figure 8.1. DCS\_CMUX Structure for CrossLink-NX, Certus-NX, and MachXO5-NX**

<span id="page-17-1"></span>

<span id="page-17-2"></span>



The DCS block allows dynamic and glitchless selection between two PCLK clock sources. The DCS block shares the same clock resource as any PCLK CMUX. This way the DCS function can be performed on any two primary clock sources. The inputs to the DCS block come from all the outputs of MIDMUXs and local routing that is located at the center of the PLC array. The output of the DCS is connected to the inputs of Primary Clock Center MUXs. The DCS logic structure is shown in [Figure 8.3.](#page-18-2)



**Figure 8.3. DCS Logic Structure**

<span id="page-18-2"></span><span id="page-18-0"></span>The *DCSMODE* attribute sets the behavior of the DCS output. The DCS attributes are described in [Table 8.2.](#page-21-1)

### **8.1. DCS Timing Diagrams**

The DCS block allows dynamic and glitchless selection between two PCLK clock sources. The DCS block shares the same clock resource as any PCLK CMUX. Therefore, the DCS function can be performed on any two primary clock sources. [Figure 8.4,](#page-18-3) [Figure 8.5,](#page-19-1) an[d Figure 8.6](#page-19-2) show the DCS in glitchless operation in conjunction with the DCSMODE attribute. [Figure 8.7](#page-20-2) shows the non-glitchless bypass operation scenario.

#### <span id="page-18-1"></span>**8.1.1. Functionality – posedge SEL switch**

The selection switches from current clock to target clock. For posedge configuration, the latch state is low. Below is the sequence of events once SEL toggles:

- 1. Current clock must see posedge then negedge, then is deactivated.
- 2. Target clock must see posedge then negedge, then output is successfully switched over.



<span id="page-18-3"></span>





**Figure 8.5. Posedge DCS Switch from SEL: 1 => 0**

#### <span id="page-19-1"></span><span id="page-19-0"></span>**8.1.2. Functionality – negedge SEL switch**

The selection switches from current clock to target clock. For negedge configuration, the latch state is high. Below is the sequence of events once SEL toggles:

- 1. Current clock must see negedge then posedge, then is deactivated.
- 2. Target clock must see negedge then posedge, then output is successfully switched over.



<span id="page-19-2"></span>





### <span id="page-20-0"></span>**8.1.3. Functionality – bypass**

When SELFORCE is high, the switch is in bypass mode. The output clock transitions immediately from the current clock to the target clock and may have glitches.



### <span id="page-20-2"></span><span id="page-20-1"></span>**8.2. DCS Component Definition**

The DCS component can be instantiated in the source code of a design as defined in this section.





<span id="page-20-4"></span><span id="page-20-3"></span>



[Table 8.2](#page-21-1) provides the behavior of the DCS output based on the setting of the *DCSMODE* attribute and the SELFORCE pin input. The SELFORCE pin is dynamic and can toggle during operation. The glitchless switching is only achievable when SELFORCE = *0*.



#### <span id="page-21-1"></span>**Table 8.2. DCS – DCSMODE Attribute**



### <span id="page-21-0"></span>**8.3. DCS Usage in VHDL**

#### **Component Instantiation**

Library lattice; use lattice.components.all;

#### **Component and Attribute Declaration**

```
COMPONENT DCS
```

```
GENERIC(DCSMODE : string := "DCS");
PORT (CLK0:IN STD_LOGIC;
  CLK1 :IN STD_LOGIC;
  SEL :IN STD_LOGIC;
  SELFORCE :IN STD_LOGIC;
  DCSOUT :OUT STD_LOGIC);
END COMPONENT;
```
#### **DCS Instantiation**

```
attribute DCSMODE : string;
attribute DCSMODE of DCSinst0 : label is "DCS";
I1: DCS
generic map(
   DCSMODE => "DCS")
port map (
   CLK<math>\theta</math> => CLK<math>\theta</math>,CLK1 => CLK1 ,SEL => SEL
   ,SELFORCE => SELFORCE
   ,DCSOUT => DCSOUT);
```


### <span id="page-22-0"></span>**8.4. DCS Usage in Verilog**

#### **Component and Attribute Declaration**

module DCS(CLK0,CLK1,SEL,SELFORCE,DCSOUT);

input CLK0; input CLK1; input SEL; input SELFORCE; output DCSOUT; endmodule

#### **DCS Instantiation**

defparam DCSInst0.DCSMODE = "DCS"; DCS DCSInst0 ( .CLK0 (CLK0), .CLK1 (CLK1), .SEL (SEL), .SELFORCE (SELFORCE), .DCSOUT (DCSOUT));

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 



## <span id="page-23-0"></span>**9. Dynamic Clock Control (DCC)**

The Nexus device has a Dynamic Clock Control feature which allows internal logic to dynamically enable or disable the region primary clock network. This gating function does not create glitches or increase the clock latency to the primary clock network. Also, this dynamic clock control function can be disabled by a configuration memory fuse to always enable the primary clock network.

The DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the region clock network. When a clock network is disabled, the power consumption of all the associated logic is greatly reduced.

The Nexus device clock architecture allows both DCC and DCS to function at the same time. Care must be taken when the clock source is used as input to the PLL. The DCC should remain enabled, otherwise if the PLL input clock stops toggling, the PLL loses locked and the PLL output clock also stops toggling.



**Figure 9.1. Glitchless DCC Functional Waveform**

<span id="page-23-2"></span>Dynamic Clock Control allows the four clocks from the FPGA fabric feeding to the MIDMUX be dynamically enabled and disabled. When a Feed Line is disabled, all the logic and clock signals that are fed by this Feed Line do not toggle. Hence, it reduces the overall dynamic power.

### <span id="page-23-1"></span>**9.1. Component Definition**

<span id="page-23-3"></span>The DCC component can be instantiated in the source code of a design as defined in this section. [Figure 9.2,](#page-23-3) [Table 9.1,](#page-24-2)  an[d Table 9.2](#page-24-3) show the DCC definitions.



**Figure 9.2. DCC Component Symbol**



#### <span id="page-24-2"></span>**Table 9.1. DCC Component Port Definition**



#### <span id="page-24-3"></span>**Table 9.2. DCC Component Attribute Definition**



### <span id="page-24-0"></span>**9.2. DCC Usage in VHDL**

#### **Component Instantiation**

```
library lattice;
use lattice.components.all;
Component and Attribute Declaration
COMPONENT DCC
PORT (CLKI :IN STD_LOGIC;
  CE :IN STD_LOGIC;
   CLKO :OUT STD_LOGIC);
END COMPONENT;
```
#### **DCC Instantiation**

```
I1: DCC
port map (
   CLKI => CLKI,
 CE => CE,
  CLKO \Rightarrow CLKO);DCC Usage in Verilog
Component and Attribute Declaration
module DCC(CLKI,CE,CLKO);
input CLKI;
input CE;
output CLKO;
endmodule
```
### <span id="page-24-1"></span>**9.3. DCC Usage in Verilog**

#### **DCC Instantiation**

DCC DCSInst0 ( .CLKI (CLKI),  $.CE$   $(CE)$ , .CLKO (CLKO));

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## <span id="page-25-0"></span>**10. Internal Oscillator (OSCA)**

The OSCA component performs multiple functions on the Nexus device. It is used for configuration, SED, as well as optionally in user mode. In user mode, the OSCA component has the following features:

- It permits a design to be fully self-clocked, as long as the quality of the OSCA component's silicon-based oscillator is adequate.
- If it is unused, it can be turned off for power savings.
- It has an input to dynamically control standby/normal operation.
- It has a direct connection to primary clock routing through the top MIDMUX. For CertusPro-NX, the right MIDMUX can also be used for the direct connection to primary clock routing.
- It can be configured for operation at a wide range of frequencies through the configuration bits.

### <span id="page-25-1"></span>**10.1. OSCA Component Definition**

The OSCA component can be instantiated in the source code of a design as defined in this section. [Figure 10.1](#page-25-2) and [Table 10.1](#page-25-3) show the OSCA definitions.



**Figure 10.1. OSCA Component Symbol**

<span id="page-25-3"></span><span id="page-25-2"></span>





#### <span id="page-26-1"></span>**Table 10.2. OSCA Component Attribute Definition**



### <span id="page-26-0"></span>**10.2. OSCA Usage in VHDL**

#### **Component Instantiation**

```
Library lattice;
use lattice.components.all;
```
#### **Component and Attribute Declaration**

```
Component OSCA
generic (
        HF_CLK_DIV : string;
        HF_SED_SEC_DIV : string;
        HF_OSC_EN : string;
        LF OUTPUT EN : string
             )
port (
   HFOUTEN : in std_logic;
   HFSDSCEN : in std_logic;
   HFCLKOUT : out std_logic;
   LFCLKOUT : out std_logic;
   HFCLKCFG : out std_logic;
   HFSDCOUT : out std_logic
);
```
#### **OSCA Instantiation**

```
I1: OSCA
generic map (
  HF CLK DIV : "1", --(DIV = 2) HF_SED_SEC_DIV : "1", --(DIV = 2)
   HF_OSC_EN : "ENABLED",
   LF_OUTPUT_EN : "ENABLED"
             )
port map (
   HFOUTEN => HFOUTEN,
   HFSDSCEN => HFSDSCEN,
   HFCLKOUT => HFCLKOUT,
   LFCLKOUT => LFCLKOUT,
   HFCLKCFG => HFCLKCFG,
   HFSDCOUT =>HFSDCOUT
);
```
© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



### <span id="page-27-0"></span>**10.3. OSCA Usage in Verilog**

#### **OSCA Instantiation**

```
OSCA I1 #(
.HF_CLK_DIV ("1"), //DIV = 2
.HF_SED_SEC_DIV ("1"), //DIV = 2
.HF_OSC_EN ("ENABLED"),
.LF_OUTPUT_EN ("ENABLED"),
)(
.HFOUTEN (HFOUTEN ),
.HFSDSCEN (HFSDSCEN),
.HFCLKOUT (HFCLKOUT),
.LFCLKOUT (LFCLKOUT),
.HFCLKCFG (HFCLKCFG),
.HFSDCOUT (HFSDCOUT)
);
```


## <span id="page-28-0"></span>**11. Edge Clocks**

Each Nexus device bottom I/O bank has four ECLK resources. There are three I/O banks at the bottom of the device. These clocks, which have low injection time and skew, are used to clock I/O registers. Edge Clock resources are designed for high-speed I/O interfaces with high fan-out capability. See [Figure 3.1](#page-8-1) for ECLK locations and connectivity.

The sources of Edge Clocks are:

- Dedicated Clock (PCLK) pins
- DLLDEL output
- Bottom PLL outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)
- **ECLK Bridge**
- Internal nodes

The Nexus device has Edge Clock (ECLK) at the bottom of the device. There are four ECLK networks per I/O bank. ECLK Input MUX collects all clock sources available as shown in [Figure 11.1.](#page-28-3) There are three ECLK Input MUXs, one for each I/O bank on the bottom side of the device. Each of these MUX generates total of four ECLK Clock sources for each I/O bank. Each ECLK network from one I/O bank can be bridged to another I/O bank from a wider bus if it is needed.



**Figure 11.1. Edge Clock Sources Per Bank**

### <span id="page-28-3"></span><span id="page-28-1"></span>**11.1. Edge Clock Dividers (ECLKDIV)**

There are twelve Edge Clock dividers available in the Nexus device, four for each I/O bank at the bottom of the device. The Clock Divider provides a single divided output with available divide values of 2, 3.5, 4, or 5. The inputs to the Clock Dividers are the Edge Clocks, PLL outputs and Primary Clock Input pins. The outputs of the Clock Divider drive the primary clock network and are mainly used for DDR I/O domain crossing.

### <span id="page-28-2"></span>**11.2. ECLKDIV Component Definition**

The ECLKDIV component can be instantiated in the source code of a design as defined in this section. [Figure 11.2,](#page-29-1) [Table 11.1,](#page-29-2) an[d Table 11.2](#page-29-3) define the ECLKDIV component. Verilog and VHDL instantiations are included.





**Figure 11.2. ECLKDIV Component Symbol**

#### <span id="page-29-2"></span><span id="page-29-1"></span>**Table 11.1. ECLKDIV Component Port Definition**



#### <span id="page-29-3"></span>**Table 11.2. ECLKDIV Component Attribute Definition**



<span id="page-29-0"></span>The SLIP input is intended for use with high-speed data interfaces such as DDR or 7:1 LVDS Video.

### **11.3. ECLKDIV Usage in VHDL**

#### **Component Instantiation**

```
Library lattice;
use lattice.components.all;
```
**Component and Attribute Declaration**

```
component ECLKDIV
Generic (ECLK DIV : string;
        GSR : string);
Port (DIVRST : in STD LOGIC;
         ECLKIN : in STD_LOGIC;
         SLIP : in STD_LOGIC;
        DIVOUT : out STD LOGIC);
end component;
```
© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 



#### **ECLKDIV Instantiation**

attribute ECLK\_DIV : string; attribute ECLK\_DIV of I1 : label is "2.0"; attribute GSR : string; attribute GSR of I1 : label is "DISABLED";

```
I1: ECLKDIV
generic map (ECLK_DIV => "2.0",
            GSR => "DISABLED")
port map (DIVRST => DIVRST,
            ECLKIN => ECLKIN,
           SLIP \Rightarrow SLIP,
            DIVOUT => DIVOUT);
```
#### <span id="page-30-0"></span>**11.4. ECLKDIV Usage in Verilog**

#### **Component and Attribute Declaration**

```
module ECLKDIV (DIVRST, ECLKIN, SLIP, DIVOUT);
parameter ECLK_DIV = "2.0"; // "2.0", "3.5"
parameter GSR = "DISABLED"; // "ENABLED", "DISABLED"
input DIVRST, ECLKIN, SLIP;
output DIVOUT;
endmodule
```
#### **ECLKDIV Instantiation**

```
defparam I1.ECLK DIV = "2.0";
defparam I1.GSR = "DISABLED";
ECLKDIV I1 (
    .DIVRST (DIVRST),
   .ECLKIN (ECLKIN),
   .SLIP (SLIP),
 .DIVOUT (DIVOUT));
```


## <span id="page-31-0"></span>**12. Edge Clock Synchronization (ECLKSYNC)**

Nexus devices have a dynamic Edge Clock synchronization control (ECLKSYNC) which allows each Edge Clock to be disabled or enabled glitchlessly from core logic if desired. This allows the user to synchronize the Edge Clock to an event or external signal if desired. It also allows the design to dynamically disable a clock and its associated logic in the design when it is not needed and thus, save power. Applications such as DDR2, DDR3, and 7:1 LVDS for display use this component for clock synchronization.

### <span id="page-31-1"></span>**12.1. ECLKSYNC Component Definition**

The ECLKSYNC component can be instantiated in the source code of a design as defined in this section. Asserting the STOP control signal has the ability to stop the Edge Clock to synchronize the signals derived from ECLK and used in high-speed DDR mode applications such as DDR memory, generic DDR, and 7:1 LVDS.

Control signal STOP is synchronized with ECLK when asserted. When control signal STOP is asserted, the clock output is forced to low after the fourth falling edge of the input ECLKI. When the STOP signal is released, the clock output starts to toggle at the fourth rising edge of the input ECLKI clock.

[Figure 12.1](#page-31-2) and [Table 12.1](#page-31-3) show the ECLKSYNC component definition.



**Figure 12.1. ECLKSYNC Component Symbol**

<span id="page-31-3"></span><span id="page-31-2"></span>



#### <span id="page-31-4"></span>**Table 12.2. ECLKSYNC Component Attribute Definition**



© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice







### <span id="page-32-2"></span><span id="page-32-0"></span>**12.2. ECLKSYNC Usage in VHDL**

#### **Component Instantiation**

```
Library lattice;
use lattice.components.all;
```
#### **Component and Attribute Declaration**

COMPONENT ECLKSYNC PORT (ECLKIN :IN STD\_LOGIC; STOP : IN STD LOGIC; ECLKOUT :OUT STD\_LOGIC); END COMPONENT;

#### **ECLKSYNC Instantiation**

```
I1: ECLKSYNC
port map (
   ECLKIN => ECLKIN,
   STOP => STOP,
  ECLKOUT => ECLKOUT);
```
### <span id="page-32-1"></span>**12.3. ECLKSYNC Usage in Verilog**

#### **Component and Attribute Declaration**

```
module ECLKSYNC (ECLKIN,STOP,ECLKOUT);
input ECLKIN;
input STOP;
output ECLKOUT;
endmodule
```
#### **ECLKSYNC Instantiation**

```
ECLKSYNC ECLKSYNCInst0 (
 .ECLKIN (ECLKIN),
.STOP (STOP),
.ECLKOUT (ECLKOUT));
```
© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## <span id="page-33-0"></span>**13. General Routing for Clocks**

The Nexus device architecture supports the ability to use general routing for a clock. This capability is intended to be used for small areas of the design to allow additional flexibility in linking dedicated clocking resources and building very small clock trees. General routing cannot be used for Edge Clocks for applications that use the DDR registers in the I/O components of the FPGA.

Software limits the distance of a general routing based (gated) clock to one PLC in distance to a primary clock entry point. If the software cannot place the clock gating logic close enough to a primary clock entry point, the error below occurs:

• ERROR-par – Unable to reach a primary clock entry point for general route clock <net> in the minimum required distance of one PLC.

There are multiple entry points to the Primary clock routing throughout the Nexus device fabric. In this case, it is recommended to add a preference for this gated clock to use primary routing.



**Figure 13.1. Gated Clock to the Primary Clock Routing**

<span id="page-33-1"></span>For a very small clock domain, user can limit the distance of a general routing based (gated) clock to one PLC in distance to the logic it clocks. The user must group this logic (UGROUP) with a *BBOX* (see Lattice Radiant Help > Constraints Reference Guide > Preferences > UGROUP) and specify a *PROHIBIT PRIMARY* on the generated clock. The *PROHIBIT\_PRIMARY* constraint allows the pin to be used as a clock source while the *BBOX* constraint is also included to ensure that timing closure can be obtained even without using a dedicated PCLK pin. If the software cannot place the logic tree within the *BBOX*, an error occurs.

<span id="page-33-2"></span>

**Figure 13.2. Gated Clock to Small Logic Domain**



## <span id="page-34-1"></span><span id="page-34-0"></span>**14. sysCLOCK PLL**

### **14.1. sysCLOCK PLL Overview**

The sysCLOCK™ PLLs can be used in a variety of clock management applications such as clock injection delay removal, clock phase adjustment, clock timing adjustment, and frequency synthesis (multiplication and division of a clock). The PLL supports Fractional-N synthesis. The Nexus IP Catalog PLL user interface shows important timing parameters such as the VCO rate and the PLL loop bandwidth.

The PLL Input sources are:

- Dedicated PLL Input Pins. Se[e Appendix A](#page-52-0) for more details.
- Primary Clock Routing
- Edge Clock Routing
- FPGA Fabric



<span id="page-34-2"></span>



There are three PLLs for LIFCL-40, LFD2NX-40, and LFD2NX-28 at three corners as Upper Left, Lower Left and Lower Right, two PLLs for LIFCL-17, LFD2NX-17, and LFD2NX-9 at two corners as Lower Left and Lower Right corners. There are three PLLs for LFCPNX-50 at three corners as Upper Left, Lower Left and Lower Right, four PLLs for LFCPNX-100 at four corners as Upper Left, Upper Right, Lower Left and Lower Right. There are two PLLs for LFMXO5 at two corners as Upper Left and Lower Right. There is one PLL for LIFCL-33 at Lower Left corner. Each PLL has six outputs. All six PLL outputs can feed the Primary Clock and Edge Clock networks.

### <span id="page-35-0"></span>**14.2. PLL Features**

### <span id="page-35-1"></span>**14.2.1. Dedicated PLL Inputs**

Every PLL has a dedicated low skew input (PLLCK) that routes directly to its reference clock input. These are the recommended inputs for a PLL. It is possible to route a PLL input from the Primary clock routing, but it incurs more clock input injection delays, which are not natively compensated for using feedback, compared to a dedicated PLL input. In each corner of one Nexus device, there is one PLL at most. Each PLL on the Nexus device has one pair of dedicated PLL input pins.

<span id="page-35-3"></span><span id="page-35-2"></span>

**Figure 14.5. PLL Input Pins for LFCPNX-100**

<span id="page-35-5"></span><span id="page-35-4"></span>© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal




**Figure 14.7. PLL Input Pins for LIFCL-33 and LIFCL-33U**

## **14.2.2. Clock Injection Delay Removal**

The clock injection delay removal feature of the PLL removes the delay associated with the PLL and clock tree. This feature is typically used to reduce the clock path delay which benefits system synchronous input and output timing. This feature is performed by aligning the PLL input clock with a feedback clock from the clock tree. Optional delay may also be added to the feedback path to further reduce the clock injection time.

## **14.2.3. Clock Phase Adjustment**

The clock phase adjustment feature of the PLL provides the ability to set a specific phase offset between the outputs of the PLL. New to the Nexus device, phase adjustments can be calculated in much finer increments since the frequency is used to calculate the available phase increments. This feature is detailed further in the Dynamic Phase Adjustment section.

## **14.2.4. Frequency Synthesis**

The PLL can be used to multiply up or divide down an input clock.

## **14.2.5. Legacy Mode (Standby)**

In addition to the major features, the PLL has a Legacy Mode to reduce power. The Legacy Mode was called PLL standby mode. But due to the new proposed schemed for Nexus PLLs, it is given a different name to differentiate with the new STDBY mode. The Legacy Mode allows the PLL to be placed into a standby state to save power when not needed in the design. Standby mode is very similar to holding the PLL in reset since the VCO is turned off and needs to regain lock when exiting standby. In both cases, reset and standby mode, the PLL retains its programming.

The user MUST hold the PLL in standby for a minimum of 1 ms in order to be sure the PLL analog circuits are fully reset and analog startup is stable.



# **14.3. sysCLOCK PLL Component Definition**

The PLL component can be instantiated in the source code of a design as defined in this section. [Figure 14.8](#page-37-0) and [Table 14.1](#page-38-0) show the definitions.



<span id="page-37-0"></span>**Figure 14.8. PLL Component Instance**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### <span id="page-38-0"></span>**Table 14.1. PLL Component Port Definition**



## **14.4. Functional Description**

## **14.4.1. Refclk (CLKI) Divider**

The CLKI divider is used to control the input clock frequency into the phase detector. The valid PLL input frequency range is specified in the device data sheet.

## **14.4.2. Feedback Loop (CLKFB) Divider**

The CLKFB divider is used to divide the feedback signal, effectively multiplying the output clock. The VCO block increases the output frequency until the divided feedback frequency equals the input frequency. The output of the feedback divider must be within the phase detector frequency range specified in the device data sheet. This port is only available to user interface when *user clock* option is selected for feedback clock. Otherwise, this port is connected by the tool to the appropriate signal user selected in the software.



## **14.4.3. Output Clock Dividers (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, CLKOS5)**

The output Clock Dividers allow the VCO frequency to be scaled up to the maximum range to minimize jitter. Each of the output dividers is independent of the other dividers and each uses the VCO as the source by default. Each of the output dividers can be set to a value of 1 to 128.

## **14.4.4. Phase Adjustment (Static Mode)**

The CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5 outputs can be phase adjusted relative to the enabled unshifted output clock. New to the Nexus devices, phase adjustments are now calculated values in the software tools based on VCO clock frequency. This provides a finer phase shift depending on the required frequency. The clock output selected as the feedback cannot use the static phase adjustment feature since it causes the PLL to unlock.

## **14.4.5. Phase Adjustment (Dynamic Mode)**

The phase adjustments can also be controlled in a dynamic mode using the PHASESEL, PHASEDIR, and PHASESTEP ports. See th[e Dynamic Phase Adjustment](#page-42-0) section for usage details. The clock output selected as the feedback cannot use the dynamic phase adjustment feature since it causes the PLL to unlock.

Similar restrictions apply to other clocks.

## **14.5. PLL Inputs and Outputs**

## **14.5.1. CLKI Input**

The CLKI signal is the reference clock for the PLL. It must conform to the specifications in the data sheet for the PLL to operate correctly. The CLKI signal can come from a dedicated PLL input pin or from internal routing. The dedicated dual-purpose I/O pin provides a low skew input path and is the recommended source for the PLL. The reference clock can be divided by the input (M) divider to create one input to the phase detector of the PLL. The reference clock must be stable before the RST signal is deasserted.

## <span id="page-39-0"></span>**14.5.2. CLKFB Input**

The CLKFB signal is the feedback signal to the PLL. The feedback signal is used by the Phase Detector inside the PLL to determine if the output clock needs adjustment to maintain the correct frequency and phase. The CLKFB signal can come from a primary clock net (feedback mode = CLKO[P/S/S2/S3/S4/S5]) to remove the primary clock routing injection delay from an internal PLL connection (feedback mode = INT\_O[P/S/S2/S3/S4/S5]) for simple feedback. The feedback clock signal is divided by the feedback (N) divider to create an input to the phase detector of the PLL. A bypassed PLL output cannot be used as the feedback signal.

## **14.5.3. RST Input**

At power-up, an internal power-up reset signal from the configuration block resets the PLL. Additionally, an active high, asynchronous, user-controlled reset port can be optionally added to the PLL. The RST signal can be driven by an internally generated reset function or by an I/O pin. This RST signal resets the PLL core (VCO, phase detector, and charge pump) and the output dividers which causes the outputs to be logic *0*. In bypass mode, the output does not reset. The reference clock must be stable before the RST signal is deasserted.

After the RST signal is deasserted, the PLL starts the lock-in process and takes tLOCK time, about 16 ms, to complete. [Figure 14.9](#page-40-0) shows the timing diagram of the RST input. The RST signal is active high. The RST signal is optional. Trst = 1 ms reset pulse width, Trstrec = 1 ns time after a reset before the divider output starts counting again.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice





**Figure 14.9. RST Input Timing Diagram**

## <span id="page-40-0"></span>**14.5.4. Dynamic Clock Enables**

Each PLL output has a user input signal to dynamically enable/disable its output clock glitchlessly. When the clock enable signal is set to logic *0*, the corresponding output clock is held to logic *0*.

<b>Clock Enable Signal Name</b>	<b>Corresponding PLL Output</b>	<b>IP Catalog Option Name</b>
<b>ENCLKOP</b>	<b>CLKOP</b>	"Clock Enable OP"
<b>ENCLKOS</b>	<b>CLKOS</b>	"Clock Enable OS"
ENCLKOS2	CLKOS2	"Clock Enable OS2"
<b>ENCLKOS3</b>	CLKOS3	"Clock Enable OS3"
ENCLKOS4	CLKOS4	"Clock Enable OS4"
<b>ENCLKOS5</b>	CLKOS5	"Clock Enable OS5"

**Table 14.2. PLL Clock Output Enable Signal List**

The Dynamic Clock Enable function allows the user to save power by stopping the corresponding output clock when not in use. The clock enable signals are optional and are only available if user select the corresponding option in IP Catalog Wizard. If a clock enable signal is not requested, its corresponding output is always active when the PLL is instantiated unless the PLL is placed into standby mode. The user cannot access a PLL output clock enable signal in IP Catalog Wizard when the PLL output is used for external feedback to avoid shutting off the feedback clock.

## **14.5.5. PLLPD\_EN\_N Input**

The PLLPD\_EN\_N signal is used to put the PLL into a low power standby mode when it is not required. The PLLPD\_EN\_N signal is optional and is only available if user select the *Enable Powerdown Mode* in the IP Catalog wizard. The PLLPD\_EN\_N signal is active low. When asserted, the PLL outputs are pulled to *0* and the PLL is reset. The user need to stay in the Power Down mode for at least 1 ms to make sure the PLL analog circuits are fully reset and to have a stable analog startup.

## **14.5.6. Dynamic Phase Shift Inputs**

The Nexus PLL has five ports to allow for dynamic phase adjustment from FPGA logic. The Dynamic Phase Adjustment section elaborates on how user should drive these ports.

## **14.5.7. PHASESEL Input**

The PHASESEL[2:0] inputs are used to specify which PLL output port is affected by the dynamic phase adjustment ports. The settings available are shown in the [Dynamic Phase Adjustment](#page-42-0) section. The PHASESEL signal must be stable for 5 ns before the PHASESTEP is signals are pulsed. The PHASESEL signal is optional and is available if user select the *Enable Dynamic Phase Ports* option in IP Catalog Wizard.







#### **14.5.8. PHASEDIR Input**

The PHASEDIR input is used to specify which direction the dynamic phase shift occurs, advanced (leading) or delayed (lagging). When PHASEDIR = 0, then the phase shift is delayed. When PHASEDIR = 1, then the phase shift is advanced. The PHASEDIR signal must be stable for 5 ns before the PHASESTEP is pulsed. The PHASEDIR signal is optional and is available if user select the *Enable Dynamic Phase Ports* option in IP Catalog Wizard.

#### <span id="page-41-1"></span>**Table 14.4. PHASEDIR Signal Settings Definition**



#### **14.5.9. PHASESTEP Input**

The PHASESTEP signal is used to initiate a VCO dynamic phase shift for the clock output port and in the direction specified by the PHASESEL and PHASEDIR inputs. This phase adjustment is done by changing the phase of the VCO in 45° increments. The VCO phase changes on the negative edge of the PHASESTEP input after four VCO cycles. This is an active low signal and the minimum pulse width (both high and low) of PHASESTEP pulse is four VCO cycles. The PHASESTEP signal is optional and is available if user select the *Enable Dynamic Phase Ports* option in IP Catalog Wizard. The PHASESEL and PHASEDIR are required to have a setup time of 5 ns prior to PHASESTEP falling edge.

### **14.5.10. PLL Clock Outputs**

The PLL has six outputs, listed in [Table 14.5.](#page-41-0) All six outputs can be routed to the Primary clock routing of the FPGA. All six outputs can be phase shifted statically or dynamically if external feedback on the clock is not used. They can also statically or dynamically adjust their output duty cycle. The outputs can come from their output divider or the reference clock input (PLL bypass). In bypass mode, the output divider can be bypassed or used to divide the reference clock.



#### <span id="page-41-0"></span>**Table 14.5. PLL Clock Outputs and ECLK Connectivity**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



## **14.5.11. LOCK Output**

The LOCK output provides information about the status of the PLL. After the device is powered up and the input clock is stable, the PLL achieves lock within 16 ms. Once lock is achieved, the PLL LOCK signal is asserted. The LOCK signal can be set in IP Catalog Wizard in either the default *unsticky* frequency lock mode by checking the *Provide PLL Lock Signal* or sticky lock mode by selecting *PLL Lock is Sticky*. In sticky lock mode, once the LOCK signal is asserted (logic *1*), it stays asserted until a PLL reset is asserted. In the default lock mode of *unsticky* frequency lock, if during operation the input clock or feedback signals to the PLL become invalid, the PLL loses lock and the LOCK output de-asserts (logic *0*). It is recommended to assert PLL RST to re-synchronize the PLL to the reference clock when the PLL loses lock. The LOCK signal is available to the FPGA routing to implement the generation of the RST signal if requested by the designer. The LOCK signal is optional and is available if user select the Provide PLL Lock Signal option in IP Catalog Wizard.

## <span id="page-42-0"></span>**14.6. Dynamic Phase Adjustment**

Dynamic phase adjustment of the PLL output clocks can be done without reconfiguring the FPGA by using the dedicated dynamic phase-shift ports of the PLL.

All six output clocks, CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5 have the dynamic phase adjustment feature but only one output clock can be adjusted at a time. Table 14.3 shows the output clock selection settings available for the PHASESEL[2:0] signal. The PHASESEL signal must be stable for 5 ns before the PHASESTEP is pulsed.

The selected output clock phase is either advanced or delayed depending upon the value of the PHASEDIR port. [Table 14.4](#page-41-1) shows the PHASEDIR settings available. The PHASEDIR signal must be stable for 5 ns before the PHASESTEP is pulsed.

## **14.6.1. VCO Phase Shift**

Once the PHASESEL and PHASEDIR have been set, a VCO phase adjustment is made by toggling the PHASESTEP signal. Each pulse of PHASESTEP shifts the PLL output (as selected by PHASESEL) by 1/8 of the VCO period, forward or backward (as per PHASEDIR). Specifically, each pulse of the PHASESTEP signal generates a phase step based on this equation:

VCO Shifted Phase per step =  $[1 / (8 \times (DIVOX) - ACTUAL_STR + 1))] \times 360^\circ$ 

Where <n> is the clock output specified by PHASESEL (CLKOP/OS/OS2/OS3/OS4/OS5). Values for DIVO<n>\_ACTUAL\_STR are located in the HDL source file generated by IP Catalog Wizard.

The PHASESTEP signal is latched in on the falling edge and is subject to a minimum wait of four VCO cycles prior to pulsing the signal again. One step size is the smallest phase shift that can be generated by the PLL in one pulse. The dynamic phase adjustment results in a glitch free adjustment when delaying the output clock, but glitches may result when advancing the output clock.





© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



For Example:

PHASESEL[2:0]=3'b001 to select CLKOS for phase shift

PHASEDIR =1'b0 for selecting delayed (lagging) phase

Assume the output is divided by 2, DIVOS\_ACTUAL\_STR = 1

The above signals need to be stable for 5 ns before the falling edge of PHASESTEP and the minimum pulse width of PHASESTEP should be four VCO clock cycles. It should also stay low for four VCO Clock Cycles.

For each toggling of PHASESTEP, you are getting [1/(8×2)]×360 = 22.5 degree phase shift (delayed).

## **14.7. Fractional-N Synthesis Operation**

The Nexus PLL supports high resolution (12-bit) fractional-N synthesis through Radiant IP Catalog. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. The Fractional- N synthesis option is enabled in the IP Catalog user interface by checking the *Enable fractional-N Divider* box under the *General* tab with the *Configuration Mode* set in either *Frequency* mode or *Divider* mode. When enabled, Fractional-N synthesis is applied to all active PLL outputs.

In *Frequency* configuration mode, user needs to set the CLCKI Frequency (10 MHz – 800 MHz) and the desired output Frequency Desired Value (6.25 MHz – 800 MHz) with reasonable Tolerance (0.5% - 10%). Then the Feedback Divider Actual Value (integer), Feedback Divider Actual Value (Fractional) and the clock output *Divider Actual Value* is automatically set. The *Frequency Actual Value* and *ERROR* (PPM) are automatically calculated.

In *Divider* configuration mode, user needs to set the CLKI *Frequency*, CLKI *Divider Desired Value*, CLKFB *FBK Divider Desired Value (Integer)*, CLKFB *FBK Divider Desired Value (Fractional)* and the clock output *Divider Desired Value*. Then, the output clock *Frequency Actual Value* is calculated automatically in the user interface.

The output frequency is given by the equation:

$$
F_{out} = \frac{F_{CLKI}}{M \times 0} \times (N + \frac{F}{4096})
$$

Where:

 $F_{out}$  is the output *Frequency Actual Value*.

 $F_{CLKI}$  is the CLKI input frequency.

M is the CLKI *Divider Desired Value*.

N is the CLKFB *FBK Divider Desired Value (Integer)*.

F is the CLKFB *FBK Divider Desired Value (Fractional)*.

O is the output *Divider Actual Value.*

The Fractional-N synthesis works by using a delta-sigma technique to approximate the fractional value that was entered by the user. Therefore, using the Fractional-N synthesis option results in higher jitter of the PLL VCO and output clocks compared to using an integer value for the feedback divider. It is recommended that Fractional-N synthesis only be used if the  $N/M$  divider ratio is 4 or larger to prevent impacting the PLL jitter performance excessively.

## **14.8. Spread Spectrum Clock Generation**

The Nexus PLL supports Spread spectrum clock generation through Radiant IP Catalog. The spread spectrum function is integrated with the Fractional-N controls and supports *Centered Spread* or *Down Spread*, triangle wave, 0.25% per step from 1.00% to 2.00% with modulation frequency range from 24.42 kHz to 200 kHz. The Spread Spectrum Clock Generation is enabled in the IP Catalog user interface by checking the *Enable Spread Spectrum Clock Generation* box under the *General* tab. In the *Spread Spectrum* section, select *Spread Spectrum Profile* for *Centered Spread* or *Down Spread*, set the *Triangle Modulation Depth* (1.00% - 2.00% with 0.25% step size) and the *Desired Modulation Frequency* (24.42 kHz – 200 kHz). When enabled, spread spectrum characteristics is applied to all active PLL outputs. [Figure 14.11](#page-44-0) and [Figure 14.12](#page-44-1) show the spread spectrum profiles.



<span id="page-44-0"></span>

**Figure 14.12. Down Spread Profile**

<span id="page-44-1"></span>



## **14.9. Low Power Features**

The Nexus PLL contains several features that allows user to reduce the power usage of a design including Standby mode support and Dynamic clock enable.

## **14.9.1. Dynamic Clock Enable**

The Dynamic Clock Enable feature allows user to glitchlessly enable and disable selected output clocks during periods when not used in the design. A disabled output clock is logic *0*. Re-enabled clocks start on the falling edge of the associated clocks. To support this feature, each output clock has an independent Output Enable signal that can be selected. The Output Enable signals are ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, ENCLKOS4, and ENCLKOS5. Each clock enable port has an option in the IP Catalog user interface to bring the signal to the top-level ports of the PLL. If external feedback is used on a port or if the clock output is not enabled, its dynamic clock enable port is unavailable.



**Figure 14.13. Dynamic Clock Enable for PLL Outputs**

## **14.10. PLL Usage in IP Catalog**

IP Catalog is used to create and configure a PLL. PLL can be found in the IP Catalog under Module - Architecture Modules. The graphical user interface is used to select parameters for the PLL. The result is an HDL block to be used in the simulation and synthesis flow.

The main window when the PLL is selected is shown i[n Figure 14.14.](#page-46-0) When opening IP Catalog inside a Lattice Radiant project, the only entry required is the file name as the other entries are set to the project settings. After entering the module name of choice, click Next to open the PLL configuration window as shown in [Figure 14.14.](#page-46-0)

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

46 FPGA-TN-02095-2.5





**Figure 14.14. IP Catalog Main Window for PLL Module**

## <span id="page-46-0"></span>**14.10.1. Configuration Tab**

The configuration window lists all user accessible attributes with default values set. Upon completion, click Generate to generate the source.

## **14.10.2. PLL Frequency and Phase Configuration**

In the General Tab, enter the input and output clock frequencies and the software calculates the divider settings. If an entered value is out of range, it is displayed in red and an error message is displayed. The user can also select a tolerance value from the *Tolerance %* drop-down box.

If required, enter the desired phase shift and click the Calculate button. The software calculates the closest achievable phase shift and displays it in the *Actual Phase* text box. If an entered value is out of range, it is displayed in red and an error message is displayed.



#### **General Tab**



<Back Generate Cancel

**Figure 14.15. Nexus PLL Frequency Configuration in General Tab**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)  All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





#### **Table 14.6. Tab 1, General Settings, IP Catalog User Interface**







#### **Optional Ports Tab**



**Figure 14.16. Nexus PLL Optional Ports Configuration Tab**



<b>User Parameters</b>	Range	<b>Default</b>	<b>Description</b>					
Reference Clock I/O Pin								
Set I/O Pin for PLL Reference Clock	Checked, Unchecked	Unchecked	Enable/Disable I/O Pin option for reference clock.					
I/O Standard for Reference Clock	LVDS, SUBLVDS, SLVS, HSTL15 I, HSTL15D_I, LVTTL33, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H	LVDS	Select type of I/O pin.					
<b>Dynamic Phase Control Ports</b>								
<b>Enable Dynamic Phase Ports</b>	Checked, Unchecked	Unchecked	Enable/Disable dynamic phase control ports.					
<b>Clock Enable Ports</b>								
CLKOP/CLKOS[n] Enable Port	Checked, Unchecked	Unchecked	Set to provide clock enable port.					
<b>PLL Reset</b>								
Provide PLL Reset	Checked, Unchecked	Checked	Set to provide PLL reset port.					
<b>PLL Lock</b>								
Provide PLL Lock Signal	Checked, Unchecked	Checked	Set to provide PLL lock port.					
PLL Lock is Sticky	Checked, Unchecked	Unchecked	Set the behaviour of PLL lock signal.					
<b>Register Interface</b>								
Select Register Interface	None, APB, LMMI	None	Select type of register interface.					

<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





For the PLL, IP Catalog sets attributes in the HDL module that are specific to the data rate selected. Although these attributes can be easily changed, they should only be modified by re-running the user interface so that the performance of the PLL is maintained. After the MAP stage in the design flow, the FREQUENCY preferences are included in the preference file to automatically constrain the clocks produced by the PLL. For a step-by-step guide to using IP Catalog, refer to the IP Catalog user manual.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 



# **Appendix A. Primary Clock Sources and Distribution**

[Figure A.1,](#page-52-0) [Figure A.2,](#page-53-0) [Figure A.3,](#page-54-0) [Figure A.4,](#page-55-0) and [Figure A.5](#page-56-0) show the inputs into the Primary Clock Network through the MIDMUX into the centermux for each device. There are DCC components at the input of the centermux to allow user to stop the clock to save power.



<span id="page-52-0"></span>**Figure A.1. Nexus Primary Clock Sources and Distribution, LIFCL-40, LFD2NX-40, and LFD2NX-28 Devices**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





<span id="page-53-0"></span>**Figure A.2. Nexus Primary Clock Sources and Distribution, LIFCL-17, LFD2NX-17, and LFDD2NX-9 Devices**





<span id="page-54-0"></span>**Figure A.3. Nexus Primary Clock Sources and Distribution, LFCPNX-50 Devices**





<span id="page-55-0"></span>**Figure A.4. Nexus Primary Clock Sources and Distribution, LFCPNX-100 Devices**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)  All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





<span id="page-56-0"></span>**Figure A.5. Nexus Primary Clock Sources and Distribution, LIFCL-33 and LIFCL-33U Devices**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema



# **Appendix B. Pinout Rules for Clocking in Nexus Devices**

In the Nexus device, as with all other architectures, there are general rules and guidelines for board designers to follow. These rules give the best possible timing and allow for a successful design.

In the .csv file where pins are listed, under the *Dual Function* section, user can see the PCLK and PLL input pins listed as below:

Primary Clock Input Pin — PCLK<T/C><Bank>\_<0/1/2/3>

Dedicated PLL Input Pin — <LOC>\_GPLL0<T/C>\_IN

#### **Table B.1. Clock Input Selection Table**





# **Appendix C. PLL LMMI Operation**

The Nexus PLL operating parameters can be changed dynamically through the LMMI bus or ABP bus. This section uses LMMI nomenclature. All addresses and bit definitions in [PLL Architecture](#page-58-0) an[d LMMI Register Map](#page-58-1) sections are used identically for APB interface applications. A hard-wired LMMI Bus is used to communicate between the LMMI host and the PLL. See [Lattice Memory Mapped Interface \(LMMI\) and Lattice Interrupt Interface \(LINTR\) User Guide](https://www.latticesemi.com/view_document?document_id=52297) (FPGA-UG-02039) for more information about the LMMI bus.

The LMMI Bus on the PLL module provides support for functional operation and simulation. The user must connect the LMMI Bus to the LMMI host in their HDL design to make the operand and simulation working properly. The LMMI Bus ports and the corresponding LMMI connections are listed in [Table C.1.](#page-58-2)

<b>PLL Port Name</b>	I/O	<b>Description</b>
Immi clk i		LMMI clock.
Immi resetn i		LMMI reset signal (Active Low). Only reset the bus, not register value.
Immi offset i[6:0]		LMMI offset address.
Immi wr rdn i		LMMI WR/RD signal (write-high/read-low).
Immi request i		LMMI request signal.
Immi wdata $i[7:0]$		LMMI write data.
Immi ready o	O	LMMI ready signal.
Immi_rdata_o[7:0]	O	LMMI read data.
Immi rdata valid	O	LMMI read data valid signal.

<span id="page-58-2"></span>**Table C.1. PLL Data Bus Port Definition**

# <span id="page-58-0"></span>**PLL Architecture**

The Nexus PLL has six output sections with flexible configuration settings to support a variety of different applications. IP Catalog is able to support most of the common PLL configurations, but for those users with more complex needs the LMMI bus can be used to change the PLL configuration, which allows for more advanced support options.

Each of the six PLL output sections have similar configuration options. Each output section is assigned a letter designator; A for the CLKOP output, B for the CLKOS output, C for the CLKOS2 output, D for the CLKOS3 output, E for the CLKOS4 output, and F for the CLKOS5 output section.

All LMMI addressable PLL Registers defined in [Table C.2](#page-58-3) have corresponding shadow registers. The output of the shadow register bits controls the PLL hard IP. To alter the PLL setting through the LMMI Registers, user should write the desired new setting to LMMI Registers when the *Shadow\_Reg\_Update* bit is at 0. After finishing writing all desired LMMI Registers, write 1 to the *Shadow\_Reg\_Update* bit, so the new setting takes effect at same time.

# <span id="page-58-1"></span>**LMMI Register Map**

The LMMI register map for the PLL registers is shown in [Table C.2.](#page-58-3) The items shaded in grey in [Table C.2](#page-58-3) an[d](#page-60-0)  [Table C.3](#page-60-0) are read only.



### <span id="page-58-3"></span>**Table C.2. LMMI Offset Address Locations for PLL Registers**

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal





<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema





#### <span id="page-60-0"></span>**Table C.3. PLL Registers Descriptions**











<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema





<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema



<b>Register Name</b>	Register <b>Addr</b> (Hex)	<b>Size</b> (Bits)	<b>Description</b>	<b>Default</b> Value	<b>User</b> <b>Access</b> $\mathbf{1}$
Immi_v2i_kvco_sel[3:0]	1C[5:2]	$\overline{4}$	v2i kvco slope control, 10 + Dec(Immi_v2i_kvco_sel) × 5	4'b1001 (for 0.9V) 4'b0100 (for 1V)	<b>RO</b>
Immi v2i 1v en	1C[6]	$\mathbf{1}$	1 V supply enable or disable. 0: disable. 1: enable	$1'$ b $0$ (for 0.9v) $1$ b $1$ (for 1v)	<b>RO</b>
lmmi_v2i_pp_ictrl<4:0>	1C[7] 1D[3:0]	5	P-path v2i gm control	5'b00110	<b>RO</b>
lmmi_v2i_pp_res<2:0>	1D[6:4]	$\overline{3}$	P-path high frequency pole resistor control 000: 11.3K 001: 11K 010:10.7K 011:10.3K 100: 10K 101:9.7K 110: 9.3K 111:9K	3'b000	<b>RO</b>
Immi_openloop_en	1D[7]	$\mathbf{1}$	open loop mode enable for mfg testing.	1 <sub>1</sub>	<b>RO</b>
Immi reset If	1E[0]	$\mathbf{1}$	Ipf reset enable, default to 1'b0	1 <sub>1</sub>	<b>RO</b>
Immi_cset[3:0]	1E[4:1]	$\overline{4}$	LPF cap control 0000:8p; 0001:12p 0010:16p 0011:20p 0100:24p 0101:28p 0110:32p 0111:36p 1000:40p 1001:44p 1010:48p 1011:52p 1100:56p 1101:60p 1110:64p 1111:68p	4'b1000	<b>RO</b>
Immi_cripple[2:0]	1E[7:5]	3	LPF cap control 000:1p; 001:3p 010:5p 011:7p 100:9p 101:11p 110:13p 111:15p	3'b010	<b>RO</b>
lmmi_kp_vco[4:0]	1F[4:0]	5	90 + Dec (Immi_kp_vco) × 10;	5'b11001 (for 0.9V) 5'b00011 (for 1.0v)	<b>RO</b>
Immi mfg ctrl[3:0]	1F[7:5] 20[0]	$\overline{4}$	mfg internal vctrl selection 0000:0; 1111:vdd, step is 55 mV	4'b0000	<b>RO</b>
lmmi_ipi_cmp[3:0]	20[4:1]	$\overline{4}$	i-path CP compensate up/dn mismatch at process variation	4'b1000	<b>RO</b>
Immi_ipi_cmp_en	20[5]	$\mathbf{1}$	Enable ipi_cmp combine with Immi_en_ipi_cmp to adjust the delay of the PFD, this bit is LSB; 2'b00=160ps; 2'b10=200ps; 2'b10=230ps; 2'b11=300ps	1 <sub>1</sub>	<b>RO</b>
Immi_force_filter	20[6]	$\mathbf{1}$	force internal vctrl=analog pad	1 <sub>1</sub>	<b>RO</b>
Immi_mfg_en	20[7]	$1\,$	mfg feature enable pin	1 <sub>1</sub>	<b>RO</b>
Immi mfg sel[2:0]	21[2:0]	$\overline{3}$	mfg current mux selection 000:I path CP up current; 001:P path CP up current; 010:I path V2I current 011:P path V2I current 100:I path CP dn current 101:P path CP dn current 110:NA 111:NA	3'b000	<b>RO</b>
Immi_phia [2:0]	21[5:3]	3	Select VCO phase-shift (07) for A section	3'b000	R/W
$Immi$ _phib $[2:0]$	21[7:6] 22[0]	3	Select VCO phase-shift (07) for B section	3'b000	R/W
Immi_phic [2:0]	22[3:1]	3	Select VCO phase-shift (07) for C section	3'b000	R/W









**Notes:**

1. Gated with pll\_wakeup\_sync pin.

2. R/W = Read and Write; RO = Read Only

3. ppath (p-path) stands for proportional path, I-path stands for Integral path which is a dual tuning PLL using PI tuning loop, and CP is abbreviated for Charge Pump.



# **References**

- [Lattice Memory Mapped Interface \(LMMI\) and Lattice Interrupt Interface \(LINTR\) User Guide \(FPGA-UG-02039\)](https://www.latticesemi.com/view_document?document_id=52297)
- [CrossLink-NX-33 and CrossLink-NX-33U Data Sheet \(FPGA-DS-02104\)](http://www.latticesemi.com/view_document?document_id=53543)
- [CrossLink-NX Family Data Sheet \(FPGA-DS-02049\)](http://www.latticesemi.com/view_document?document_id=52780)
- [Certus-NX Family Data Sheet \(FPGA-DS-02078\)](https://www.latticesemi.com/view_document?document_id=52890)
- [CertusPro-NX Family Data Sheet \(FPGA-DS-02086\)](http://www.latticesemi.com/view_document?document_id=53126)
- [MachXO5-NX Family Datasheet \(FPGA-DS-02102\)](https://www.latticesemi.com/view_document?document_id=53488)
- [CrossLink-NX](https://www.latticesemi.com/Products/FPGAandCPLD/CrossLink-NX) web page
- [Development Kits & Boards for CrossLink-NX](https://www.latticesemi.com/solutionsearch?qprod=6d630f2f7c8549a984cff68510e703a6&qiptype=982db688d64345bbb3af29e62fee1dc3) web page
- [IP & Reference Designs for CrossLink-NX](https://www.latticesemi.com/solutionsearch?qprod=6d630f2f7c8549a984cff68510e703a6&qiptype=3614c818569f4eecb0602ba20a521a41,6da9534f318a4969a6b5e7dc9081bdba) web page
- [Certus-NX](https://www.latticesemi.com/en/Products/FPGAandCPLD/Certus-NX) web page
- [Development Kits & Boards for Certus-NX](https://www.latticesemi.com/solutionsearch?qprod=00a169ca645141abbe9b70f0d73348dc&qiptype=982db688d64345bbb3af29e62fee1dc3) web page
- [IP and Reference Designs for Certus-NX](https://www.latticesemi.com/solutionsearch?qprod=00a169ca645141abbe9b70f0d73348dc&qiptype=3614c818569f4eecb0602ba20a521a41,6da9534f318a4969a6b5e7dc9081bdba) web page
- [CertusPro-NX](https://www.latticesemi.com/en/Products/FPGAandCPLD/CertusPro-NX) web page
- [Development Kits & Boards for CertusPro-NX](https://www.latticesemi.com/solutionsearch?qprod=8f4583d065fd436eb0e9797e92b18379&qiptype=982db688d64345bbb3af29e62fee1dc3) web page
- [IP and Reference Designs for CertusPro-NX](https://www.latticesemi.com/solutionsearch?qprod=8f4583d065fd436eb0e9797e92b18379&qiptype=3614c818569f4eecb0602ba20a521a41,6da9534f318a4969a6b5e7dc9081bdba) web page
- [Lattice Radiant Software](https://www.latticesemi.com/radiant) web page
- [Lattice Insights](https://www.latticesemi-insights.com/) for Lattice Semiconductor training courses and learning plans





# **Technical Support Assistance**

Submit a technical support case through [www.latticesemi.com/techsupport.](http://www.latticesemi.com/techsupport)

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/Support/AnswerDatabase.](http://www.latticesemi.com/Support/AnswerDatabase)

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)  All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **Revision History**

#### **Revision 2.5, July 2024**



#### **Revision 2.4, February 2024**



### **Revision 2.3, September 2023**







#### **Revision 2.2, February 2023**



#### **Revision 2.1, July 2022**



#### **Revision 2.0, June 2022**



#### **Revision 1.9, May 2022**





#### **Revision 1.8, February 2022**



#### **Revision 1.7, December 2021**



#### **Revision 1.6, September 2021**



#### **Revision 1.5, July 2021**



#### **Revision 1.4, June 2021**



<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema




## **Revision 1.3, November 2020**



## **Revision 1.2, June 2020**



## **Revision 1.1, April 2020**



## **Revision 1.0, November 2019**



© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema



[www.latticesemi.com](http://www.latticesemi.com/)