

# **Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform**

**Technical Note**

FPGA-TN-02076-2.1

July 2024



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



## <span id="page-2-0"></span>**Contents**





## **Figures**



## **Tables**





## <span id="page-4-0"></span>**Acronyms in This Document**



A list of acronyms used in this document.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **www.latticesemi.com/legal.**<br>All other brand or product names are trademarks or registered tradema

FPGA-TN-02076-2.1 5



## <span id="page-5-0"></span>**1. Introduction**

This document describes the hard-logic based Soft Error Detection (SED) approach taken by Lattice Semiconductor for the Lattice Nexus™ platform devices, including Crosslink™-NX, Certus™-NX, CertusPro™-NX, and MachXO5™-NX families. Once soft error is detected, Lattice provides an easy way to optionally perform the Soft Error Correction (SEC) without disturbing the functionality of the device.

Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became an issue in Dynamic Random Access Memory (DRAM), requiring error detection and correction for large memory systems in high-reliability applications. As device geometries continue to shrink, the probability of memory errors in Static Random Access Memory (SRAM) becomes significant for some systems. Designers now use a variety of approaches to minimize the effects of memory errors on system behavior. FPGA devices built on the Lattice Nexus platform, which include CrossLink-NX, Certus-NX, CertusPro-NX, and MachXO5-NX devices, are unique because the underlying technology used to build them is much more robust and less prone to soft errors.

SRAM-based programmable logic devices (PLDs) store logic configuration data in SRAM cells. As the number and density of SRAM cells in a PLD increase, the probability that a memory error alters the programmed logical behavior of the system increases. A number of traditional approaches are taken to address this issue, but most involve soft Intellectual Property (IP) cores that instantiate into the logic of user design, utilizing valuable resources and possibly affecting design performance.

The Nexus platform devices have an improved hardware implemented Soft Error Detection (SED) circuit which can be used to detect SRAM errors and allow them to be corrected. There are two layers of SED implemented in these devices that make them more robust and reliable.



## <span id="page-6-0"></span>**2. SED Overview**

The SEDC module in a Nexus platform device is an enhanced version as compared to the SED modules implemented in other Lattice devices. Enhancements include:

- Frame by Frame SED check
- Single-bit and multi-bit error detection
- ECC to correct single-bit error at the frame level
- Programmable SEDC clock with a wider clock frequency option

The device is based on the Lattice Nexus platform which is developed using FDSOI technology. FDSOI transistors have a less active region, which helps to reduce bit flipping when exposed to alpha and neutron particles.

Some of the key advantages of Nexus platform devices as compared to other devices are:

- Improved radiation tolerance due to reduction in critical area separated by a thin layer of buried oxide (BOX)
- 100x improvement in soft errors

Due to the above technology, Nexus platform devices have extremely low bit error rate and FIT rate. Details about the FIT rate calculation can be found i[n Single Event Upset \(SEU\) Report for CrossLink-NX \(FPGA-TN-02174\).](http://www.latticesemi.com/view_document?document_id=52852)

This SEDC module is part of the Configuration block in the Nexus platform devices. The configuration data is divided into frames so that the FPGA can be programmed as a whole or in precise parts. The SED hardware reads serial data from the FPGA's configuration memory frame-by-frame in the background while the device is in User mode and performs Error Correcting Code (ECC) calculation on every frame of configuration data [\(Figure 2.1\)](#page-6-1). Once a single bit error is detected, a Soft Error Upset (SEU) notification is generated and SED resumes operation. When Soft Error Correction (SEC) is enabled, single bit errors are corrected; the corrected value is rewritten to the particular frame using ECC information. If more than one-bit error is detected within one frame of configuration data, an error message is generated. In parallel, cyclic redundancy check (CRC) is calculated for the entire bitstream along with ECC.

After the ECC is calculated on all frames of configuration data, cyclic redundancy check (CRC) is calculated for the entire configuration data, that is, the bitstream.

Due to the dynamic contents of memories, the CRC and ECC calculations do not include EBR and Large RAM memory. Dynamic RAM should not be used with SED. Otherwise, SED reports failures when normal RAM content changes occur.



#### <span id="page-6-1"></span>**Figure 2.1. Bitstream Data Structure**



The SEDC IP is part of the sysCONFIG block of devices built on the Nexus platform[. Figure 2.2](#page-7-0) shows the system-level view of the SEDC IP.



<span id="page-7-0"></span>**Figure 2.2. SEDC System Block Diagram**



## <span id="page-8-0"></span>**2.1. Block Diagram**

The SED block in a Nexus platform device contains a number of inputs that control the actual SEDC block behavior. There are a number of modes that this SED block can operate in. [Figure 2.3](#page-8-1) shows a high-level block diagram of the user input and output ports.



<span id="page-8-1"></span>**Figure 2.3. SEDC Block Diagram**



## <span id="page-9-0"></span>**3. Port List**

To use the SEDC IP, instantiate the SEDC IP as well as the Oscillator primitive using the Lattice Radiant™ software IP Catalog. Refer to [Figure 5.1](#page-12-1) that shows how to connect the Oscillator to the SEDC IP. Below is a list of port signals used by the SEDC IP.

#### <span id="page-9-1"></span>**Table 3.1. SEDC Primitive Port Definitions**





## <span id="page-10-1"></span><span id="page-10-0"></span>**4. Port Descriptions**

## **4.1. cfg\_clk\_i**

The *cfg\_clk\_i* is a user-selectable clock signal used to run the SEDC IP. [Table 5.1](#page-12-2) defines the various clock divider settings that can be used to define the desired clock speed of the SED block.

### <span id="page-10-2"></span>**4.2. sedc\_rst\_i**

The *sedc\_rst\_i* signal is used to reset the SEDC IP. This is an asynchronous reset signal. Connect this signal to the OSC module port *sedc\_rst\_o.*

## <span id="page-10-3"></span>**4.3. sedc\_mode\_i**

The *sedc\_mode\_i* signal is used to choose the SED mode of operation. There are two SED modes that you can choose from, which are continuous mode and one-shot mode:

- For continuous mode, the *sedc\_mode\_i* signal is high and once *sedc\_start\_i* is HIGH, the SED operation keeps running continuously.
- For one-shot mode, the *sedc\_mode\_i* signal is low and once the SED module detects the low-to-high transition on the *sedc\_start\_i* signal, the SED operation runs one SED cycle.

### <span id="page-10-4"></span>**4.4. sedc\_start\_i**

This *sedc\_start\_i* signal is used to start the SED operation. Once the *sedc\_start\_i* signal goes high for at least one SEDCLK cycle, the SED cycle starts if *sedc\_en\_i* is high. There are two SED modes that you can choose from, which are continuous mode and one-shot mode:

- In continuous mode, the *sedc\_start\_i* signal must remain high to keep SED running. If *sedc\_start\_i* goes low during the SED cycle, the process is terminated and *sedc\_busy\_o* is deasserted at the end of the SED cycle.
- For one-shot mode, it is recommended that you keep *sedc\_start\_i* signal high until *sedc\_busy\_o* goes high to ensure the signal is captured and SED starts running.

## <span id="page-10-5"></span>**4.5. sedc\_en\_i**

The *sedc\_en\_i* signal is used to enable SED. The SED does not operate, and any in-progress operation aborted, if *sedc\_en\_i* is deasserted. Do not de-assert this signal while the SED is running, that is, *sedc\_busy\_o* = 1. Doing so interrupts the ECC and CRC calculation, and results in the assertion of the *sedc\_errcrc\_o* signal. It is recommended for you to assert this signal throughout the SED operation, the only time you need to deassert this signal is to perform Soft Error Injection (SEI).

## <span id="page-10-6"></span>**4.6. sed\_en\_i**

If sed en *i* is set, the soft error correction is performed immediately as soon as a single correctable error is detected. If this bit is disabled, the correction is not done.



## <span id="page-11-0"></span>**4.7. sedc\_cof\_i**

The *sedc\_cof\_i* stands for SED\_Continue\_On\_Failure. This signal is used to tell the SED module to run or stop after a non-correctable multi-bit error is detected in a single configuration frame. If *sedc\_cof\_i* signal is set to HIGH, the SED operation continues even if non-correctable error is encountered. On the other hand, if the *sedc\_cof\_i* signal is LOW, the SED operation is terminated as soon as an error is detected. This bit is useful for debugging purposes but not recommended for normal use. Instead, it is recommended to reload the FPGA bitstream through REFRESH, PROGRAMN, assertion, power cycle, or through one of the slave sysCONFIG ports, in the event that a non-correctable error is detected.

### <span id="page-11-1"></span>**4.8. sedc\_busy\_o**

The *sedc\_busy\_o* signal indicates if SED/SEC operation is currently in progress. If the SED is running, *sedc\_buys\_o* is set to HIGH. Once SED operation is complete, this signal goes LOW.

### <span id="page-11-2"></span>**4.9. sedc\_errc\_o**

The SED error current flag indicates if a soft error is detected. As soon as an error is detected, this flag goes high indicating it is a current error. This flag is not sticky.

### <span id="page-11-3"></span>**4.10. sedc\_err\_o**

The *sedc\_err\_o* flag is used to indicate if there is a single-bit error in a frame. This flag is sticky. To clear this flag, the SED operation must be disabled.

<span id="page-11-4"></span>This single-bit error detected is also correctable. The correction is performed only if the *sed\_en\_i* signal is set.

### **4.11. sedc\_errm\_o**

The SED error multiple is used to indicate if non-correctable errors are encountered, such as two or more errors detected in a single frame. Multiple errors are not correctable. This flag is asserted high when non-correctable error occurs. The flag is asserted for two-bit error per frame, but it is not guaranteed to be asserted for an error that is more than 2 bits due to the nature of the Hamming coding algorithm. This flag is sticky. To clear this flag, disable the SEDC module or reload the bitstream.

### <span id="page-11-5"></span>**4.12. sedc\_errcrc\_o**

The SED error CRC indicates if there is a mismatch between calculated CRC of the bitstream as compared to the expected CRC. This error is generated once all the frames of bitstream are read. If there is a single-bit error detected, this flag is set. Once the single-bit error is corrected, this CRC flag is cleared when SED operation runs for the second time.

## <span id="page-11-6"></span>**4.13. sedc\_frm\_errloc\_o[15:0]**

The SED frame Error location reports the last location of the frame that errored out. It only provides the frame location for the last one-bit error. This signal reports the 16-bit error location for the frame that is causing error. This signal is only used for information purposes which can be used for further analysis of the SED errors. This field contains invalid data if multiple errors per frame are detected.

<span id="page-11-7"></span>**Note:** This signal is only valid when SEC is enabled, that is, *sed\_en\_i* is true.

## **4.14. sedc\_dsr\_errloc\_o[12:0]**

The SED bit error location reports the bit position in a particular frame that errored out. This information is useful so that you can perform detailed analysis of the bitstream on a bit-by-bit basis. This field contains invalid data if multiple errors per frame are detected.

**Note:** This signal is only valid when SEC is enabled, that is, *sed\_en\_i* is true.

<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



## <span id="page-12-0"></span>**5. SED Clock and Reset**

The SEDC circuitry is driven by the FPGA device internal oscillator. You must instantiate the oscillator IP with SEDCLK option enabled along with the SEDC IP from the Lattice Radiant software IP catalog, and route the clock and reset signals between them, as shown in [Figure 5.1.](#page-12-1) Note that the oscillator IP can be OSC IP or OSC for CRE IP.



**Figure 5.1. SEDC CLK/RST**

<span id="page-12-1"></span>The default oscillator frequency is 225 MHz. You can choose to lower the oscillator frequency by configuring the oscillator IP using the Lattice Radiant IP catalog. You can set the SEDCLK\_divider setting anywhere between 2 to 256 in integer increments resulting frequency range from 225 MHz to 1.76 MHz (SED Oscillator Frequency = 450 MHz/SEDCLK\_divider).

<span id="page-12-2"></span>





## <span id="page-13-0"></span>**6. SEDC Flow**

This section describes the SEDC flow. The SEDC flow is executed once V<sub>CC</sub> reaches the data sheet V<sub>CC</sub> minimum recommended level and *sedc\_en\_i* and *sedc\_start\_i* are asserted.

Devices built on the Nexus platform have an advanced SEDC flow with two levels of SED checks. In the first level of SED check, the bitstream is read one frame at a time and the SED check is performed on a frame-by-frame basis. After all frames of the device bitstream are read, the SEDC module checks for CRC of the entire bitstream, second level SED, to check for the bitstream integrity giving the device improved SED performance[. Figure 6.1](#page-13-1) shows the SEDC flow in Nexus platform devices.

Devices built on the Nexus platform support real time Soft Error Correction (SEC) feature in which a single bit error can be corrected using ECC at the frame level. Once the SEC is enabled, the SEDC module reports the error location, providing details about the error frame and the exact location of a single bit error in that frame as shown in [Figure 6.1.](#page-13-1)



<span id="page-13-1"></span>**Figure 6.1. SEDC Flow**



## <span id="page-14-0"></span>**6.1. SED Mode**

Devices built on the Nexus platform support two different SED modes. This provides the flexibility to run the SED. The first mode is the continuous mode in which the SED runs continuously. The other mode is one-shot mode in which SED runs once for each assertion of *sedc\_start\_i* signal.

#### <span id="page-14-1"></span>**6.1.1. Continuous Mode**

As the name suggests, in continuous mode, the SED runs continuously as long as the *sedc\_start\_i* signal is high.

- 1. Once the SED is enabled, it starts reading bitstream data frame by frame and verifies if the data is read correctly from configuration SRAM. The *sedc\_busy\_o* signal is HIGH as long as SED is running.
- 2. Once SED finishes checking, the *sedc\_busy\_o* goes LOW when the SED cycles through for the first time.
- 3. The SED cycles through for the second time as long as *sedc\_start\_i* is HIGH since the operation is in Continuous Mode.

**Note:** Do not de-assert *sedc\_en\_i* while the detection is running, that is, *sedc\_busy\_o* = 1. This interrupts the CRC calculation and results in the assertion of the *sedc\_errcrc\_o* signal.

Once *sedc\_mode\_i* is set to 1 and *sedc\_start\_i* is always HIGH, the SED operation runs continuously, as shown in [Figure 6.2.](#page-14-3)



**Figure 6.2. SED Continuous Mode**

### <span id="page-14-3"></span><span id="page-14-2"></span>**6.1.2. One-shot Mode**

In this mode, the SED runs once for each assertion of the sedc\_start\_i signal.

- 1. For One-shot Mode, the *sedc\_start\_i* signal must have a LOW to HIGH transition to start the SED operation.
- 2. The SED starts reading bitstream data frame by frame and verifies if the data is read correctly from configuration SRAM. The *sedc\_busy\_o* signal is HIGH as long as SED is running.
- 3. The SED finishes checking. The SED error flags are updated and the *sedc\_busy\_o* flag goes LOW. Another SED cycle is started by making a LOW to HIGH transition on the *sedc\_start\_i* signal.



#### **Notes:**

- If there is any error, disable the *sedc\_en\_i* signal to reset all error flags.
- Do not de-assert *sedc\_en\_i* while the detection is running, that is *sedc\_busy\_o* = 1. This interrupts the CRC calculation and results in the assertion of the *sedc\_errcrc\_o* signal.

In this mode, the *sedc\_mode\_i* signal is set to zero. As soon as there is a low to high transition on the *sedc\_start\_i* signal, the SED operation starts. The SED operation is run once for each assertion of the *sedc\_start\_i* signal and when done, this *sedc\_busy\_o* goes LOW, as shown in [Figure 6.3.](#page-15-1)



#### **Figure 6.3. SED One-Shot Mode**

<span id="page-15-1"></span>The preferred action to take when an error is detected is to reconfigure the PLD. Reconfiguration can be accomplished by driving the PROGRAMN pin low. This can be done by externally connecting a GPIO pin to PROGRAMN.

### <span id="page-15-0"></span>**6.2. SEDC Error Handling**

The figures in this section show the different types of errors reported by the SEDC module in different mode and error condition by Nexus platform devices. The *sedc\_errc\_o* signal flags as soon as there is an error. The *sedc\_err\_o*, and *sedc\_errm\_o* are sticky flags and the SEDC module has to be restarted to reset these error flags.





#### **Figure 6.4. One-shot Mode with Correctable Error (sedc\_cof\_i = 0/1)**

<span id="page-16-0"></span>

#### **Figure 6.5. SEDC Continuous Mode with Correctable Error (sedc\_cof\_i = 0/1)**

<span id="page-16-1"></span>**Note:** Soft Error Correction only occurs if sed\_en\_i (soft error correction enable) is set. If sed\_en\_i is not set, sedc\_busy\_o remains asserted high until all frames are checked, regardless of error state as shown in [Figure 6.4](#page-16-0) and [Figure 6.5.](#page-16-1)





**Figure 6.6. SEDC One-shot Mode or Continuous Mode with Multiple Error in One Frame (sedc\_cof\_i = 0)**

<span id="page-17-0"></span>

#### <span id="page-17-1"></span>Figure 6.7. SEDC One-shot Mode with Multiple Error in One Frame (sedc\_cof\_i = 1)





**Figure 6.8. SEDC Continuous Mode with Multiple Error in One Frame (sedc\_cof\_i = 1)**

<span id="page-18-0"></span>In case of multiple errors in one frame and cannot be detected by the ECC logic, or the CRC checksum is not programmed in bitstream correctly, the sedc\_errcrc\_o is set in indicate the CRC checksum mismatch, as shown in [Figure 6.9](#page-18-1) and [Figure 6.10.](#page-19-0)



<span id="page-18-1"></span>







<span id="page-19-0"></span>

#### <span id="page-19-1"></span>**Figure 6.11. SEDC One-shot Mode with SEC Disabled (sed\_en\_i = 0)**





<span id="page-20-0"></span>**Figure 6.12. SEDC Continuous Mode with SEC Disabled (sed\_en\_i = 0)**

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal)  All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-TN-02076-2.1 21



## <span id="page-21-0"></span>**7. SEDC Run Time**

In the Nexus platform devices, the amount of time needed to perform a SED check depends on the density of the device, frequency of the SED clock driver signal and the number of shift lanes used to shift data into the device. There is also some overhead time for calculation, but it is short in comparison. An approximation of the SED run time can be found by using the following formula:

For LIFCL-17 and LFD2NX-17 devices: Read Cycles per frame = 93 SED run time (ms) = (Total no of frames × Read Cycles per frame) / SED clock (MHz) For LIFCL-40, LFD2NX-40, LFCPNX-50, LFCPNX-100, and LFMXO5-25 devices: SED run time (ms) = (Total no of frames × (bytes per frame + overhead bytes)) / SED clock (MHz)

For example, for LIFCL-17 devices, the run time for SED clock running at 150 MHz is:

Total no. of frame = 7900

SED Run time = (7900 × 93) / 150 MHz = 4.9 ms

For example, for LIFCL-40 devices, the run time for SED clock running at 150 MHz is:

Total no. of frame = 9172

Bytes per frame = 85

Overhead bytes = 5

SED Run time = (9172 × (85 + 5) ) / 150 MHz = (9172 × 90) / 150 MHz = 5.5 ms

#### <span id="page-21-1"></span>**Table 7.1. Configuration-related Parameters that Affect SED Run Time**





## <span id="page-22-0"></span>**8. Sample Code**

The following simple example code shows how to instantiate the SEDC primitive. Note that the SEDC IP can be created using the IP catalog in Lattice Radiant software version 2.0 or later. Refer to th[e Important Note](#page-26-0) section for additional design considerations once the SEDC primitive is instantiated.

### <span id="page-22-1"></span>**8.1. SEDC Verilog Example**

#### <span id="page-22-2"></span>**8.1.1. Verilog Example of SEDC IP**

module sed\_test (sed\_en\_i, sedc\_cof\_i, sedc\_en\_i, sedc\_mode\_i, sedc\_start\_i, cfg\_clk\_i, sedc\_rst\_i, sedc\_busy\_o, sedc\_err\_o, sedc\_errc\_o, sedc\_errcrc\_o, sedc\_errm\_o, sedc\_frm\_errloc\_o, sedc\_dsr\_errloc\_o)/\* synthesis syn\_black\_box syn\_declare\_black\_box=1 \*/;

```
 input sed_en_i; 
 input sedc_cof_i;
 input sedc_en_i;
 input sedc_mode_i;
 input sedc_start_i;
 input cfg_clk_i;
 input sedc_rst_i;
 output sedc_busy_o;
 output sedc_err_o;
 output sedc_errc_o;
output sedc errcrc o;
 output sedc_errm_o;
 output [15:0] sedc_frm_errloc_o;
 output [12:0] sedc_dsr_errloc_o;
```
endmodule

#### <span id="page-22-3"></span>**8.1.2. Verilog SEDC IP Instantiation**

```
sed test sed module name (
        .sed_en_i(sed_enable),
        .sedc_cof_i(sedc_cof),
       .sedc en i(sedc en),
       .sedc_mode_i(sedc_mode),
       .sedc_start_i(sedc_start),
       .cfg_clk_i(sedc_clk ),
       .sedc_rst_i(sedc_rst),
       .sedc_busy_o(sedc_busy),
       .sedc_err_o(sedc_err1),
       .sedc_errc_o(sedc_err_current),
       .sedc_errcrc_o(sedc_errcrc),
       .sedc_errm_o(sedc_errm),
        .sedc_frm_errloc_o(sedc_frm_loc), 
       .sedc_dsr_errloc_o(sedc_bit_err_loc)
```
);

<sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed a[t www.latticesemi.com/legal.](http://www.latticesemi.com/legal) 



## <span id="page-23-0"></span>**8.2. SEDC VHDL Example**

#### <span id="page-23-1"></span>**8.2.1. VHDL Component Instantiation**

```
component sed_test is
     port(
        sed en i: in std logic;
         sedc_cof_i: in std_logic;
         sedc_en_i: in std_logic;
        sedc mode i: in std logic;
         sedc_start_i: in std_logic;
         cfg_clk_i: in std_logic;
         sedc_rst_i: in std_logic;
         sedc_busy_o: out std_logic;
         sedc_err_o: out std_logic;
         sedc_errc_o: out std_logic;
         sedc_errcrc_o: out std_logic;
        sedc errm o: out std logic;
         sedc_frm_errloc_o: out std_logic_vector(15 downto 0);
         sedc_dsr_errloc_o: out std_logic_vector(12 downto 0)
     );
end component;
```
#### <span id="page-23-2"></span>**8.2.2. VHDL Instantiation**

```
SED_instance: sed_test port map(
    sed en i=> sed enable,
     sedc_cof_i=> sed_cof,
     sedc_en_i=> sedc_en,
     sedc_mode_i=> sedc_mode ,
    sedc_start_i=> sedc_start,
    cfg_clk_i=> sedc_clk,
    sedc_rst_i=> sedc_rst,
    sedc_busy_o=> sedc_busy,
   sedc_err_o=> sedc_err1,
    sedc_errc_o=> sedc_err_current,
    sedc_errcrc_o=> sedc_errcrc,
   sedc_errm_o=> sedc_errm,
    sedc_frm_errloc_o=> sedc_frm_loc,
     sedc_dsr_errloc_o=> sedc_bit_err_loc );
```


## <span id="page-24-0"></span>**9. Soft Error Injection (SEI)**

The Radiant SEI tool offers an easy and economical way to emulate soft error impact to the overall system. This tool allows you to randomly generate and program one or multiple soft errors into the device in background mode without disturbing the device function. Radiant SEI tool is supported in Radiant versions 2.1 and higher.

**Note:** The SEI feature does not support MachXO5-NX RoT device due to security reason. Any access to the MachXO5-NX RoT device SRAM is not allowed.

To use the Radiant SEI tool:

- 1. Select or enable the **BACKGROUND\_RECONFIG** option in the Global setting under Device Constraint Editor when you generate the bitstream.
- 2. Run the SEI Editor [\(Figure 9.1\)](#page-24-1) under Tools. This allows you to create one frame-special bitstream that has one bit or two bits different from the original bitstream.

		<b>In Start Page</b>		Reports	$\times$	<b>&amp;</b> SEI Editor	×				
<b>Run Button</b>		Enable	ID	SEI File Name	Bit	Method	<b>Block</b>	Site	Frame	<b>Bit In Frame</b>	
Add Button		$\backsim$	$\mathbf{0}$	impl_1_sei_0	2 Bit	<b>Unused</b>	<b>EBR.EBR</b>	<b>EBR CORE R10C5</b> <b>EBR CORE R46C5</b>	data frame 14789 bit 135 data frame 14789 bit 567		
Remove Button	$\overline{2}$	$\overline{\mathcal{L}}$		impl_1_sei_1	2 Bit	Unused	DSP.DSP	ACC54_CORE_R19C65 ACC54_CORE_R37C65	data frame 5421 data frame 5421	bit 243 <b>bit 459</b>	
	В	▽	$\overline{2}$	impl_1_sei_2	2 Bit	Unused	PFU,PFU	R14C3D <b>R54C3D</b>	data frame 15131 bit 182 data frame 15131 bit 662		
	4	$\mathbf{v}$	$\overline{\mathbf{3}}$	impl_1 sei 3	2 Bit	Random	Routing	N/A	data frame 15321 bit 499 data frame 15321 bit 383		
	5	$\overline{\mathcal{L}}$	4	impl_1_sei_4	1 Bit	Unused	PFU	<b>R5C3A</b>	data frame 15195 bit 75		
	6	$\backsim$	5	impl_1_sei_5	1 Bit	<b>Unused</b>	<b>EBR</b>	<b>EBR CORE R28C5</b>	data frame 14751 bit 351		
		$\checkmark$	6	impl_1_sei_6	1 Bit	Unused	<b>DSP</b>	PREADD9 CORE R37C3A data frame 15320 bit 459			
	8	$\checkmark$	$\overline{7}$	impl_1_sei_7	1 Bit	<b>Unused</b>	<b>ANY</b>	R49C85A	data frame 230	<b>bit 603</b>	
	9	$\checkmark$	8	impl_1_sei_8	1 Bit	Random	Unclassified	N/A	data frame 15295 bit 98		

**Figure 9.1. SEI Editor**

<span id="page-24-1"></span>Some of the main menus in the SEI Editor are described below:

- **Enable** Select the checkbox of the specific bitstream to be generated when you click the **Run** button. **Note:** The generated bit stream is either Binary Bit File or ASCII Raw Bit File. It follows the Bit Stream Output Format setting in Lattice Radiant software. The default setting is in Binary Bit File.
- **ID** Continuous error ID number assigned by the software. This value is read-only.
- **SEI File Name** Default generated bitstream file name. This may be changed by the user.
- **Bit**
	- 1 Bit, single-bit error injection within one data frame.
	- 2 Bit, two-bit error injection within one data frame.
- **Method**
	- Unused Error bit is introduced into an unused block which does not affect customer design logic.
	- Random Error bit is introduced into a random block which may or may not affect customer design logic.
- **Block**
	- If **Bit** is set to 1 Bit and **Method** is set to Unused, **Block** can be selected among PFU, EBR, DSP, or ANY. **Note:** Selecting EBR inserts an error into its configuration bits which are bits in CRAM for EBR block settings. The EBR data field is not modified and not covered by the SED/SEC circuit.
	- If **Bit** is set to 2 Bit and **Method** is set to Unused, **Block** can be selected among the following options: PFU, PFU;
		- EBR, EBR; DSP, DSP;
		- EBR, PFU;



#### DSP, PFU.

Lower density devices with 30K logic cells or below have fewer options. The valid options are: PFU, PFU;

- EBR, PFU;
- DSP, PFU.
- If method is set to Random, **Block** can be any functional block including a routing resource. In this situation, **Block** cannot be selected by the user.
- **Site** The exact Site of the inserted error. Errors inserted into a routing block or unclassified block do not have a site. This field is read-only.
- **Frame**  The data frame of the inserted error. This field is read-only.
- **Bit in Frame**  This displays the address of the SEI frame.

#### **Notes:**

- The grey areas, including **Site**, **Frame**, and **Bit in Frame**, cannot be selected.
- Once SEI bit stream generation is completed, the grey areas report or display site name, data frame number, and bit number where the soft error is injected in.

• There is no site location when soft error injection is in a routing or unclassified block.

- The major buttons on the SEI Editor are described below.
- **Add** Button Click this button to add SEI files.
- **Remove** Button Click this button to remove SEI files.
- **Run** Button Click this button to generate SEI files.

**Note:** This generates a data frame with flipped random bits, producing partial bitstream output in binary .bit or ASCII .rbt file formats. Encrypted partial bitstream is not supported. The encrypted bitstream implementing authentication feature will be supported in future Lattice Radiant versions.

- 3. To program the SEI bitstream, select the **SEI Fast Program** operation in the Radiant Programmer.
- 4. Once it is programmed into the device, you can use the general SED routine to detect the soft error.

**Note:** While programming the device with soft error bitstream, SED checking must stop. You can deassert sedc\_en\_i to stop the SED checking*.*



#### **Figure 9.2. Device Properties**

<span id="page-25-0"></span><sup>© 2024</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



## <span id="page-26-0"></span>**10. Important Note**

When the SEDC primitive is instantiated in a user design, you must follow below requirements to ensure the PROGRAMN<sup>1</sup> pin and REFRESH<sup>1</sup> command behave as expected for FPGA reconfiguration:

- Reset the boot address register, using one of the following<sup>2</sup>:
	- If using Radiant 3.1 or later, generate the bitstream as usual. No further action is required.
	- If using Radiant 3.0 or earlier, perform one of the following:
		- Manually set the Bulk Erase Enable One-Time Programmable (OTP) bit using the **Programmer Tool > Device Properties > Operation: Program Control NV Register1** in Radiant 3.0 or earlier. This must be done to every target device, but no special bitstream modification is required.
		- Manually set the Bulk Erase Enable register setting in Control Register 1 (CR1:16) in the bitstream file using the **Programmer Tool > Deployment Tool or Programmer Tool > Programming File Utility > Tools > Control Register1 Editor** in Radiant 3.0 or earlier. This must be done on every generated bitstream, but no extra programming step for the device is required.
- The SEDC primitive must be held in reset: the *sedc\_rst\_n\_i* port of OSC/OSC for CRE IP must be asserted low a) before or while asserting PROGRAMN low, or b) before issuing REFRESH command, or c) before executing software reboot API in MachXO5-NX RoT device using one of the following methods<sup>2</sup>.
	- External to the device, tie PROGRAMN to a GPIO pin which is routed to the *sedc\_rst\_n\_i* port of the OSC/OSC for CRE IP.
	- Route the *sedc\_rst\_n\_i* port of OSC/OSC for CRE IP to external pin which can be asserted independently of PROGRAMN, if desired.
	- Create user logic which can communicate with an external controller that asserts PROGRAMN, and asserts *sedc\_rst\_n\_i* of OSC/OSC for CRE IP prior to PROGRAMN assertion.
	- If you implement Embedded Security and Function Block (ESFB) IP in MachXO5-NX RoT devices, take the following procedure. Instantiate the GPIO IP in Lattice Propel Builder to connect to *sedc\_rst\_n\_i* of the OSC for CRE IP*.* Export the OSC CRE IP *cfg\_clk\_o* and *sedc\_rst\_o* pins in Lattice Propel Builder to connect them to SEDC IP *cfg\_clk\_i* and *sedc\_rst\_i* pins respectively in your RTL design. Execute the API of GPIO IP to assert *sedc\_rst\_n\_i* before executing the ESFB software reboot API[. Figure 10.1](#page-26-1) shows the connection between GPIO IP, OSC for CRE IP, and SEDC IP.



**Figure 10.1. GPIO IP to Assert sedc\_rst\_n\_i Before Executing Software Reboot API**

- <span id="page-26-1"></span>• If you are using Dual Boot, Ping-Pong Boot or Multi-Boot, all the images need to consistently implement SEDC feature. Mixing the images with and without implementing SEDC feature can cause reconfiguration failure upon rebooting from one image to another. See [Multi-Boot User Guide for Nexus Platform \(FPGA-TN-02145\)](https://www.latticesemi.com/view_document?document_id=52794) to learn more about Dual Boot, Ping-Pong Boot, and Multi-Boot.
- If Authentication is implemented together with SEDC IP, the SEDC IP must be held in disable, that is, sedc en i must be asserted to low, for user to check the Auth Done bit after device configuration is completed and the device enters user mode. Otherwise, once the SEDC engine runs, the Auth Done and std Preamble bits in the status register are cleared to 0. The clearing of these bits does not affect the device functionality negatively.



- The SEDC IP must be disabled to perform any ISC and programming commands via CONFIG\_LMMI block, or JTAG, or Slave configuration interface, such as Slave SPI, I2C, or I3C interfaces, in direct/background programming operations. This can be done by the following sequence.
	- a. Stop SEDC operation by de-asserting sedc start i from high to low.
	- b. Wait sedc busy o signal to go low.
	- c. De-asserts sedc\_en\_i from high to low.
	- d. Perform any ISC and programming commands in background operations.
	- e. Restart SEDC operation after ISC and programming command transaction is finished. The background operations may or may not work and might cause the device to exit user mode if you perform ISC and programming commands when SEDC engine is running. It might also cause the device to enter into unrecoverable error state and power cycling of the device is required.
- The SEDC IP operation must be stopped to perform any flash access operations using Flash Access IP. Otherwise, flash access operation does not work as expected.

#### **Notes:**

- 1. See [sysCONFIG User Guide for Nexus Platform \(FPGA-TN-02099\)](https://www.latticesemi.com/view_document?document_id=52790) to learn more about PROGRAMN pin and REFRESH command.
- 2. If the first two conditions are met, then PROGRAMN and REFRESH operate as expected. If these conditions are not met, the PROGRAMN and REFRESH does not operate as expected which may cause the device to hang and not enter user mode. A power cycle is required to recover the device.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



## <span id="page-28-0"></span>**References**

- [Single Event Upset \(SEU\) Report for CrossLink-NX \(FPGA-TN-02174\)](http://www.latticesemi.com/view_document?document_id=52852)
- [sysCONFIG User Guide for Nexus Platform \(FPGA-TN-02099\)](https://www.latticesemi.com/view_document?document_id=52790)
- [Multi-Boot User Guide for Nexus Platform \(FPGA-TN-02145\)](https://www.latticesemi.com/view_document?document_id=52794)
- [CrossLink-NX web page](https://www.latticesemi.com/Products/FPGAandCPLD/CrossLink-NX)
- [Certus-NX web page](https://www.latticesemi.com/Products/FPGAandCPLD/Certus-NX)
- [CertusPro-NX web page](https://www.latticesemi.com/Products/FPGAandCPLD/CertusPro-NX)
- [MachXO5-NX web page](https://www.latticesemi.com/en/Products/FPGAandCPLD/MachXO5-NX)
- [Lattice Radiant Software web page](https://www.latticesemi.com/en/Products/DesignSoftwareAndIP/FPGAandLDS/Radiant)
- [Lattice Insights web page](https://www.latticesemi-insights.com/) for Lattice Semiconductor training courses and learning plans



## <span id="page-29-0"></span>**Technical Support Assistance**

Submit a technical support case through [www.latticesemi.com/techsupport.](http://www.latticesemi.com/techsupport)

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/Support/AnswerDatabase.](http://www.latticesemi.com/Support/AnswerDatabase)



## <span id="page-30-0"></span>**Revision History**

#### **Revision 2.1, July 2024**



#### **Revision 2.0, May 2024**











#### **Revision 1.9, December 2023**



#### **Revision 1.8, July 2023**



![](_page_33_Picture_1.jpeg)

![](_page_33_Picture_234.jpeg)

#### **Revision 1.7, May 2023**

![](_page_33_Picture_235.jpeg)

#### **Revision 1.6, October 2022**

![](_page_33_Picture_236.jpeg)

#### **Revision 1.5, March 2022**

![](_page_33_Picture_237.jpeg)

![](_page_34_Picture_0.jpeg)

#### **Revision 1.4, February 2022**

![](_page_34_Picture_236.jpeg)

#### **Revision 1.3, July 2021**

![](_page_34_Picture_237.jpeg)

#### **Revision 1.2, June 2021**

![](_page_34_Picture_238.jpeg)

#### **Revision 1.1, June 2020**

![](_page_34_Picture_239.jpeg)

#### **Revision 1.0, February 2020**

![](_page_34_Picture_240.jpeg)

![](_page_35_Picture_0.jpeg)

www.latticesemi.com