

Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX

Application Note

FPGA-AN-02048-1.4

September 2024



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information provided in this document any time without notice.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Contents

Contents	
Acronyms in This Document	6
1. Introduction	7
2. PROGRAMN/INITN/DONE as GPIO	
2.1. Terminologies	8
2.1.1. DONE	8
2.1.2. INITN	8
2.1.3. PROGRAMN	9
2.1.4. sysCONFIG Pins	10
2.1.5. GPIO	
2.1.6. OTP	
2.1.7. Global Settings	
2.2. Frequently Asked Questions	
3. Boot Process	
3.1. Terminologies	
3.1.1. Master Port Configuration Process and Flow	
3.1.2. Power-Up Sequence	
3.1.3. Initialization	
3.1.4. Configuration	
3.1.5. Wake Up	
3.1.6. Early I/O Release	
3.1.7. User Mode	
3.1.8. Clearing the Configuration Memory and Re-Initialization	
3.1.9. Reconfiguration Priority	
3.1.10. Dual Boot	
3.1.11. Ping-Pong Boot	
3.1.12. Multi-Boot	
3.1.13. MASTER_SPI_PORT	
3.1.14. BOOTMODE	
3.2. Frequently Asked Questions	
4. Programming the Device	
4.1. Terminologies	
4.1.1. SRAM	
4.1.2. SPI Flash 4.1.3. TCK (ITAG)	
4.1.4. FTDI (Chip) 4.1.5. Bitstream	
4.1.6. JTAG_PORT	
4.1.7. MASTER_SPI_PORT	
 4.2. Frequently Asked Questions 5. ID Check Read Error 	
5. 10 Check Read Error	
5.1.1. JTAG_EN	
5.1.2. CPHA and CPOL	
5.1.2. Frequently Asked Questions	
6. Embedded-related	
6.1. Terminologies	
6.1.1. Serial Vector Format (SVF)	
6.2. Frequently Asked Questions	
7. Encryption Keys	
7.1. Frequently Asked Questions	
Appendix A. Other Common Issues Affecting Configuration and Programming	

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Appendix B. Configuration Ports Basic Concepts44
References
Technical Support Assistance
Revision History



Figures

igure 2.2. Configuration from PROGRAMN Timing
gure 2.4. Generated .fea File12igure 2.5. Device Properties13igure 2.6. Program Device13igure 2.7. Device Properties13igure 2.8. Current Bit Value14igure 2.9. Toggled Bit Value14igure 2.10. Device Properties15igure 2.11. Program Device15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
Jagure 2.5. Device Properties13igure 2.6. Program Device13igure 2.7. Device Properties13igure 2.8. Current Bit Value14igure 2.9. Toggled Bit Value14igure 2.10. Device Properties15igure 2.11. Program Device15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.3. Feature Rows Programming Operation22igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
Jagure 2.6. Program Device.13igure 2.7. Device Properties.13igure 2.8. Current Bit Value14igure 2.9. Toggled Bit Value14igure 2.10. Device Properties.15igure 2.11. Program Device.15igure 2.12. Feature Row Current Values.16igure 2.13. CertusPro-NX Feature-Row Bits.17igure 2.14. Certus-NX Feature-Row Bits.19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
gure 2.7. Device Properties13igure 2.8. Current Bit Value14igure 2.9. Toggled Bit Value14igure 2.9. Toggled Bit Value14igure 2.10. Device Properties15igure 2.11. Program Device15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 4.4. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 2.8. Current Bit Value14igure 2.9. Toggled Bit Value14igure 2.10. Device Properties15igure 2.11. Program Device15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 2.9. Toggled Bit Value14igure 2.10. Device Properties15igure 2.11. Program Device15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 2.10. Device Properties.15igure 2.11. Program Device.15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits.17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits.19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 2.11. Program Device.15igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 2.12. Feature Row Current Values16igure 2.13. CertusPro-NX Feature-Row Bits17igure 2.14. Certus-NX Feature-Row Bits18igure 2.15. CrossLink-NX Feature-Row Bits19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.5. JTAG_PORT Persistence31
igure 2.13. CertusPro-NX Feature-Row Bits
igure 2.14. Certus-NX Feature-Row Bits
igure 2.15. CrossLink-NX Feature-Row Bits.19igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 3.1. Master Port Configuration Flow21igure 3.2. Configuration from Power-On-Reset Timing22igure 3.3. Feature Rows Programming Operation26igure 3.4. Boot Select Bits26igure 4.1. USBN-2B Hardware Connection to SPI Flash29igure 4.2. SPI Flash Erase All Operation30igure 4.3. On-Board FTDI USB Port30igure 4.4. SRAM Erase Only Operation31igure 4.5. JTAG_PORT Persistence31
igure 3.2. Configuration from Power-On-Reset Timing
igure 3.3. Feature Rows Programming Operation
igure 3.4. Boot Select Bits
igure 4.1. USBN-2B Hardware Connection to SPI Flash
igure 4.2. SPI Flash Erase All Operation
igure 4.3. On-Board FTDI USB Port
igure 4.4. SRAM Erase Only Operation
igure 4.5. JTAG_PORT Persistence
igure 4.6 JP1 Header 32
50°C 10°S 1 10°C 10°C
igure 4.7. SPI Flash Programming through FPGA SSPI Port32
igure 4.8. MSPI_PORT Persistence
igure 4.9. Slave SPI Configuration Flow
igure 6.1. Radiant Programmer – Display ID Operation
igure 6.2. SVF File Generation
igure 6.3. SVF File for Display ID
igure 6.4. Shift in Activation Key40
igure 6.5. READ_ID Command and Device IDCODE Readout40
igure B.1. sysCONFIG Port Top-Level Diagram44
igure B.2. Top-level Debugging Flow Diagram45

Tables

Table 2.1. Default State of PROGRAMN/INITN/DONE Pins	10
Table 3.1. Power-On Reset	22
Table 5.1. CPHA and CPOL Control Bits	
Table A.1. Lattice Radiant Software Flow Support for Nexus Family Silicon Revisions	42



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition		
AES	Advanced Encryption Standard		
FPGA	Field-Programmable Gate Array		
GOE	Global Output Enable		
GSRN	Global Set/Reset		
GWE	Global Write Enable		
I ² C	Inter-Integrated Circuit		
JTAG	Joint Test Action Group		
LUT	Look-Up Table		
MCU	Microcontroller Unit		
MIB	Memory Interface Block		
MSB	Most Significant Bit		
MSPI	Master Serial Peripheral Interface		
OTP	One-Time Programmable		
RAM	Random Access Memory		
SPI	Serial Peripheral Interface		
SRAM	Static Random Access Memory		
SSPI	Slave Serial Peripheral Interface		
SVF	Serial Vector Format		
ТСК	Test Clock		

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



1. Introduction

The purpose of this document is to provide an additional reference for frequently asked questions and recurring inquiries relating mainly to configuration and programming issues regarding the Lattice Nexus[™] devices.



2. PROGRAMN/INITN/DONE as GPIO

This section covers the following:

- Using the PROGRAMN/INITN/DONE as GPIO
- Difference between .*bit* file and .*fea* file generated by the Lattice Radiant[™] software
- Read and Program the feature row

2.1. Terminologies

2.1.1. DONE

The DONE pin is a bi-directional open drain with a weak pull-up that signals the FPGA is in user mode. DONE is first able to indicate entry into user mode only after an internal DONE bit is asserted. The internal DONE bit defines the beginning of the FPGA Wake-Up state. The FPGA can be held from entering User mode indefinitely by having an external agent keep the DONE pin asserted low. A common reason for keeping DONE driven low is to allow multiple FPGAs to be completely configured. As each FPGA reaches the DONE state, it is ready to begin operation. The last FPGA to configure can cause all FPGAs to start in unison. The DONE pin drives low in tandem with the INITN pin when the FPGA enters Initialization mode. As described earlier, this condition happens when power is applied, PROGRAMN is asserted, or an IEEE 1532 Refresh command is received through an active configuration port. Sampling the DONE pin is a way for an external device to tell if the FPGA has finished configuration.

2.1.2. INITN

The INITN pin is a bidirectional open-drain control pin. It has the following functions:


- After power is applied, after a PROGRAMN assertion, or a REFRESH command it goes low to indicate the SRAM configuration memory is being erased. The low time assertion is specified with the tiNIT_LOW parameter.
- After the t_{INITL} time period has elapsed the INITN pin is deasserted (which is active high) to indicate the Nexus device is ready for its configuration bits. The Nexus device begins loading configuration data from an external SPI Flash.
- INITN can be asserted low by an external agent before the tINITL time period has elapsed in order to prevent the FPGA from reading configuration bits. This is useful when there are multiple programmable devices chained together. The programmable device with the longest tINITL time can hold all other devices in the chain from starting to get data until it is ready itself.


The last function provided by INITN is to signal an error during the time configuration data is being read. Once t_{INITL} has elapsed and the INITN pin has gone high, any subsequent INITN assertion signals the Nexus device has detected an error during configuration.

The following conditions cause INITN to become active, indicating the Initialization state is active:

- Power has just been applied
- PROGRAMN falling edge occurred
- The IEEE 1532 REFRESH command is sent using a slave configuration port (JTAG or SSPI). If the INITN pin is asserted due to an error condition, the error can be cleared by correcting the configuration bitstream and forcing the FPGA into the Initialization state.







If an error is detected when reading the bitstream, INITN goes low, the internal DONE bit is not set, the DONE pin stays low, and the device does not wake up. The device configuration fails when the following happens:

- The bitstream CRC error is detected.
- The invalid command error is detected.
- A time out error is encountered when loading from the external Flash. This can occur when the device is in MSPI configuration mode and the SPI Flash device is not programmed.
- The program done command is not received when the end of on-chip SRAM configuration or external Flash memory is reached.

2.1.3. PROGRAMN

PROGRAMN is an input used to configure the FPGA. The PROGRAMN pin is low level sensitive and has an internal weak pull-up. When PROGRAMN is asserted low, the FPGA exits user mode and starts a device configuration sequence at the Initialization phase, as described earlier. Holding the PROGRAMN pin low prevents the Nexus device from leaving the Initialization phase. The PROGRAMN has a minimum pulse width assertion period (t_{PROGRAMN}) in order for it to be recognized by the FPGA. User can find this minimum time in the sysCONFIG Port Timing Specifications of CrossLink-NX Family Data Sheet (FPGA-DS-02049), Certus-NX Family Data Sheet (FPGA-DS-02078), and CertusPro-NX Family Data Sheet (FPGA-DS-02086).

Be aware of the following special cases when the PROGRAMN pin is active:

- If the device is currently being programmed through JTAG, PROGRAMN is ignored until the JTAG mode programming sequence is complete.
- Toggling the PROGRAMN pin during device configuration interrupts the process and restart the configuration cycle.
- PROGRAMN must not make a falling edge transition during the time the FPGA is in the Initialization state to avoid interrupting, restarting or failing configuration. PROGRAMN must be asserted for a minimum low period of t_{PROGRAMN} in order for it to be recognized by the FPGA. Failure to meet this requirement can cause the device to become non-operational, requiring power to be cycled.
- For slave port configuration or programming, if the PROGRAMN pin is persisted in user function mode, it has to be driven high before the ISC_DISABLE command is issued.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal






Figure 2.2. Configuration from PROGRAMN Timing

2.1.4. sysCONFIG Pins

The Nexus device provides a set of sysCONFIG I/O pins that the user use to program and configure the FPGA. The sysCONFIG pins are grouped together to create ports (such as JTAG, SSPI, MSPI) that are used to interact with the FPGA for programming, configuration, and access of resources inside the FPGA. The sysCONFIG pins in a configuration port group may be active, and used for programming the FPGA, or they can be reconfigured to act as general purpose I/O. Recovering the configuration port pins for use as general purpose I/O requires user to adhere to the following guidelines:

- User must DISABLE the unused port by using the Lattice Radiant Device Constraint Editor under the Global tab.
- User must prevent external logic from interfering with the device programming.

Table 2.1 lists the shared sysCONFIG pins of the device, and the default state of these pins in user mode. After programming the Nexus device, the default state of the SSPI sysCONFIG pins become general purpose I/O. This means user loses the ability to program the Nexus device using SSPI or Slave I²C/I3C when using the default sysCONFIG port settings. To retain the SSPI or Slave I²C/I3C sysCONFIG pins in user mode, be sure to ENABLE them using the Lattice Radiant Device Constraint editor.

Unless specified otherwise, the sysCONFIG pins are powered by the VCCIO0 and VCCIO1 voltage. It is crucial for this to be taken into consideration when provisioning other logic attached to Bank 0 and Bank 1. The function of each sysCONFIG pin is described in detail.

sysCONFIG P	ins	Pull During		Configurati	on Modes		
Name	Туре	Configuration	JTAG	MSPI	SSPI	I ² C/I3C	
PROGRAMN	Shared	UP	1'b0	1'b1	1'b0	1'b0	
INITN	Shared	UP	INITN				
DONE	Shared	UP	DONE				

Table 2.1. Default State of PROGRAMN/INITN/DONE Pins

Notes:

1. SCSN should have 4.7 $k\Omega$ pull-up resistor on-board for SSPI.

- 2. MCSN should have 4.7 $k\Omega$ pull-up on-board resistor for MSPI.
- 3. Suggest 1 k Ω pull down resistor on-board for MCLK.
- 4. Inter weak pull-up or pull down is determined by the CR1 bit 22 (CPOL) setting. UP if CPOL = 1; DOWN if CPOL = 0.

2.1.5. GPIO

If the configuration pins (PROGRAMN/INITN/DONE) are disabled by programming the corresponding feature row bits, the configuration functionality are also disabled and user can use them as GPIOs. These bits are OTPs.

2.1.6. OTP

One-Time Programmable permits data to be written to memory only once.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



2.1.7. Global Settings

The global settings are used to add some constraints on the design such as setting voltage on banks, enabling/disabling of the SSPI port, or enabling/disabling of the PROGRAMN port. Some of these settings (specifically the non-feature row-based settings) take effect together with the programming of the bitstream (*.bit*) on the FPGA. However, there are global settings which are feature row-based and this requires an additional step of programming the feature row. The Lattice Radiant design flow generates a *.fea* file format which specifies the contents of the feature row based on the feature row-based global settings. The additional step that is needed to be performed is to use this *.fea* file to perform a feature row programming.

2.2. Frequently Asked Questions

Q: How can I use the DONE, INITN, and PROGRAMN pins of Nexus devices as GPIO?

A: User needs to program the feature row with the *.fea* file generated during the design flow to be able to use them as GPIO.

Note: If user changes the Global settings, user needs to rerun the design flow to re-generate a new *.fea* file that reflects the changes on the Global settings with DONE, INITN, and PROGRAMN pins set to DISABLED).

WARNING: These feature row bits are OTPs (One-time programmable). Disabling all these config pins could limit what user can do to the device as user is not able to re-configure using different interfaces SSPI or I²C (instead of JTAG) since these pins are required during enabling of these interfaces.

Q: How does the user program the feature row for Nexus devices?

A: There are two ways the user can program the feature row: using *.fea* file and *Update feature row* operation.

To program the feature row using the *.fea* file generated during the design flow:

1. Open the Lattice Radiant software and edit the **Global Settings** under **Device Constraint Editor** as shown in Figure 2.3.

🟠 Start Page X 🔜 Reports	Device Constraint Editor ×	
Q ▼ Find Text	Name	Value
Ports	Junction Temperature(T)(C)	85
Instances(69)	Voltage (V)	0.95
Nets	▼ SysConfig	
	SLAVE_SPI_PORT	DISABLE
	MASTER_SPI_PORT	DISABLE
	SLAVE_I2C_PORT	DISABLE
	SLAVE_I3C_PORT	DISABLE
	JTAG_PORT	ENABLE
	DONE_PORT	ENABLE
	INITN_PORT	ENABLE
	PROGRAMN_PORT	ENABLE
	BACKGROUND_RECONFIG	OFF
	DONE_EX	OFF
	DONE_OD	ON
	MCCLK_FREQ	3.5
	TRANSFR	ON
	CONFIG_IOSLEW	SLOW
	CONFIG_SECURE	OFF
	WAKE_UP	ENABLE_DONE_SYNC
	COMPRESS_CONFIG	OFF
	EARLY_IO_RELEASE	OFF
	BOOTMODE	DUAL
	CONFIGIO_VOLTAGE_BANK0	NOT_SPECIFIED
	CONFIGIO_VOLTAGE_BANK1	NOT_SPECIFIED
▼ ▼ Filter	Port Pin Global SSC)

Figure 2.3. Lattice Radiant Software Global Settings



2. After editing the preferred settings, click Export Files to generate the .fea file.

WARNING: DONE_PORT/INITN_PORT/PROGRAMN_PORT are all feature-based, which means these are OTP (One-time programmable).

Figure 2.4 shows the generated file during the design flow, which is used to program the feature-row based settings.

.vdbs2/1/2023 1:11 PMFile folderCPNX_Chain_top_impl_1_par.dir2/1/2023 4:43 PMFile folderIBIS2/1/2023 1:11 PMFile folder.build_status2/3/2023 2:49 PMBUILD_STATUS File3 KB.synthesis_touch1/31/2023 3:38 PMSYNTHESIS_TOUC1 KBautomake.log2/1/2023 4:43 PMText Document30 KBCPEReport.xt1/31/2023 3:38 PMText Document1 KBCPEReport.xt1/31/2023 3:38 PMText Document1 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMEFA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAD File5 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAD File4 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par<	Name	Status	Date modified	Туре	Size
IBIS2/1/2023 1:11 PMFile folderreveal_workspace2/1/2023 1:11 PMFile folder.build_status2/3/2023 2:49 PMBUILD_STATUS File3 KB.synthesis_touch1/31/2023 3:38 PMSYNTHESIS_TOUC1 KBautomake.log2/1/2023 4:43 PMText Document30 KBCPEReport.xt1/31/2023 3:38 PMText Document1 KBCPEReport.xt1/31/2023 3:38 PMText Document1 KBCPEReport.xt1/31/2023 3:38 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.cpj1/31/2023 3:38 PMCPRI File1 KBCPNX_Chain_top_impl_1.cpj2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.cpj1/31/2023 3:38 PMCPRI File1 KBCPNX_Chain_top_impl_1.cpj1/31/2023 3:38 PMCPRI File1 KBCPNX_Chain_top_impl_1.cpj1/31/2023 3:38 PMCPRI File1 KBCPNX_Chain_top_impl_1.cp2/1/2023 4:43 PMBCC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMEA File1 KBCPNX_Chain_top_impl_1.mp2/1/2023 4:43 PMDCC Video File (VL1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File57 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File11 KB <td< th=""><th>,vdbs</th><th></th><th>2/1/2023 1:11 PM</th><th>File folder</th><th></th></td<>	,vdbs		2/1/2023 1:11 PM	File folder	
reveal_workspace2/1/2023 1:11 PMFile folderbuild_status2/3/2023 2:49 PMBUILD_STATUS File3 KBsynthesis_touch1/31/2023 3:38 PMSYNTHESIS_TOUC1 KBautomake.log2/1/2023 4:43 PMText Document30 KBCPEReport.txt1/31/2023 3:38 PMText Document1 KBCPEReport.txt1/31/2023 3:38 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.brgn2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.brgn2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.crpi1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.crpi2/1/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.crpi2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMFEA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMFEA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.mrp2/1/2023 4:42 PMPAD File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File1 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File	CPNX_Chain_top_impl_1_par.dir		2/1/2023 4:43 PM	File folder	
build_status2/3/2023 2:49 PMBUILD_STATUS File3 KB.synthesis_touch1/31/2023 3:38 PMSYNTHESIS_TOUC1 KBautomake.log2/1/2023 4:43 PMText Document30 KBCPEReport.txt1/31/2023 3:38 PMText Document1 KBCPEReport.txt1/31/2023 3:38 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bgn2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj2/1/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMFEA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMFEA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.mrp2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File57 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File1 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPA	IBIS		2/1/2023 1:11 PM	File folder	
.synthesis_touch1/31/2023 3:38 PMSYNTHESIS_TOUC1 KBautomake.log2/1/2023 4:43 PMText Document30 KBCPEReport.txt1/31/2023 3:38 PMText Document1 KBCPEReport.txt1/31/2023 3:38 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bgn2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:42 PMMRP File1 KBCPNX_Chain_top_impl_1.mrp2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File57 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File11 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.pwrprd </th <th>reveal_workspace</th> <th></th> <th>2/1/2023 1:11 PM</th> <th>File folder</th> <th></th>	reveal_workspace		2/1/2023 1:11 PM	File folder	
automake.log2/1/2023 4:43 PMText Document30 KBCPEReport.txt1/31/2023 3:38 PMText Document1 KBCPEReporttxt.html2/3/2023 2:49 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bgn2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj1/31/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.cprj2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.ldc1/31/2023 3:38 PMLDC File1 KBCPNX_Chain_top_impl_1.mrp2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File57 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.pwrpd2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.p	📄 .build_status		2/3/2023 2:49 PM	BUILD_STATUS File	3 KB
CPReport.bt1/31/2023 3:38 PMText Document1 KBCPEReport.bt2/3/2023 2:49 PMMicrosoft Edge H4 KBCPNX_Chain_top_impl_1.arearep1/31/2023 3:38 PMAREAREP File11 KBCPNX_Chain_top_impl_1.bgn2/1/2023 4:43 PMBGN File5 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1,894 KBCPNX_Chain_top_impl_1.bit2/1/2023 4:43 PMBIT File1 KBCPNX_Chain_top_impl_1.cprj1/31/2023 3:38 PMCPRJ File1 KBCPNX_Chain_top_impl_1.cprj2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMDRC Video File (VL1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:43 PMFEA File1 KBCPNX_Chain_top_impl_1.fea2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.mrp2/1/2023 4:42 PMMRP File4 KBCPNX_Chain_top_impl_1.pad2/1/2023 4:42 PMPAD File57 KBCPNX_Chain_top_impl_1.par2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.pwrprd2/1/2023 4:42 PMPAR File11 KBCPNX_Chain_top_impl_1.pw	.synthesis_touch		1/31/2023 3:38 PM	SYNTHESIS_TOUC	1 KB
CPEReporttxt.html 2/3/2023 2:49 PM Microsoft Edge H 4 KB CPNX_Chain_top_impl_1.arearep 1/31/2023 3:38 PM AREAREP File 11 KB CPNX_Chain_top_impl_1.bgn 2/1/2023 4:43 PM BGN File 5 KB CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1,894 KB CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 3:38 PM CPRJ File 1 KB CPNX_Chain_top_impl_1.ter 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM </th <th>automake.log</th> <th></th> <th>2/1/2023 4:43 PM</th> <th>Text Document</th> <th>30 KB</th>	automake.log		2/1/2023 4:43 PM	Text Document	30 KB
CPNX_Chain_top_impl_1.arearep 1/31/2023 3:38 PM AREAREP File 11 KB CPNX_Chain_top_impl_1.bgn 2/1/2023 4:43 PM BGN File 5 KB CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1,894 KB CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1,894 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 3:38 PM CPRJ File 1 KB CPNX_Chain_top_impl_1.dcc 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.nrp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42	CPEReport.txt		1/31/2023 3:38 PM	Text Document	1 KB
CPNX_Chain_top_impl_1.bgn 2/1/2023 4:43 PM BGN File 5 KB CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1,894 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 3:38 PM CPRJ File 1 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM<	CPEReporttxt.html		2/3/2023 2:49 PM	Microsoft Edge H	4 KB
CPNX_Chain_top_impl_1.bit 2/1/2023 4:43 PM BIT File 1,894 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 3:38 PM CPRJ File 1 KB CPNX_Chain_top_impl_1.cprj 1/31/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM EDC File 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.nmp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.arearep		1/31/2023 3:38 PM	AREAREP File	11 KB
CPNX_Chain_top_impl_1.cprj 1/31/2023 3:38 PM CPRJ File 1 KB CPNX_Chain_top_impl_1.dcc 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.dcc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 11 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.bgn		2/1/2023 4:43 PM	BGN File	5 KB
A CPNX Chain top impl 1.drc 2/1/2023 4:43 PM DRC Video File (VL 1 KB CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.fea 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 12 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.bit		2/1/2023 4:43 PM	BIT File	1,894 KB
CPNX_Chain_top_impl_1.fea 2/1/2023 4:43 PM FEA File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.ldc 1/31/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAA File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 3:38 PM RVP File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.cprj		1/31/2023 3:38 PM	CPRJ File	1 KB
CPNX_Chain_top_impl_1.ldc 1/31/2023 3:38 PM LDC File 1 KB CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAD File 11 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	🚖 CPNX Chain top impl 1.drc		2/1/2023 4:43 PM	DRC Video File (VL	1 KB
CPNX_Chain_top_impl_1.mrp 2/1/2023 4:42 PM MRP File 43 KB CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAD File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.fea		2/1/2023 4:43 PM	FEA File	1 KB
CPNX_Chain_top_impl_1.pad 2/1/2023 4:42 PM PAD File 57 KB CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PAR File 12 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.ldc		1/31/2023 3:38 PM	LDC File	1 KB
CPNX_Chain_top_impl_1.par 2/1/2023 4:42 PM PAR File 11 KB CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.mrp		2/1/2023 4:42 PM	MRP File	43 KB
CPNX_Chain_top_impl_1.pwrprd 2/1/2023 4:42 PM PWRPRD File 2 KB CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.pad		2/1/2023 4:42 PM	PAD File	57 KB
CPNX_Chain_top_impl_1.rvp 1/31/2023 3:38 PM RVP File 3 KB	CPNX_Chain_top_impl_1.par		2/1/2023 4:42 PM	PAR File	11 KB
	CPNX_Chain_top_impl_1.pwrprd		2/1/2023 4:42 PM	PWRPRD File	2 KB
CPNX_Chain_top_impl_1.twr 2/1/2023 4:42 PM TWR File 146 KB	CPNX_Chain_top_impl_1.rvp		1/31/2023 3:38 PM	RVP File	3 KB
	CPNX_Chain_top_impl_1.twr		2/1/2023 4:42 PM	TWR File	146 KB

Figure 2.4. Generated .fea File

3. Using the Lattice Radiant programmer, user can now program the feature row as shown in Figure 2.5. The updated *.fea* file should now reflect within the feature row once programming operation is successful. User can double-check if the feature row has been updated appropriately using the *Read Feature Row* operation. Click **OK**.

WARNING: These feature row bits are OTPs (One-time programmable). Disabling all these config pins could limit what user can do to the device as are not able to re-configure using different interfaces SSPI or I²C (instead of JTAG) since these pins are required during enabling of these interfaces.



LIFCL - LIFCL-40 - Device Properties		?	×
General Device Information			
Device Operation			
Target Memory:	Non Volatile Configuration Memory	~	•
Port Interface:	JTAG	~	*
Access Mode:	Feature Rows Programming	~	•
Operation:	Program Feature Row	~	*
Password Protection Options (Provide key fil	e if password protection enabled)		
Feature Row Programming Options			
Feature Row file (.fea): hs/TEST_LIFCL40_SS	SPI/impl_1/TEST_LIFCL40_SSPI_impl_1.	fea	
Feature Row Lock Options			
Read Lock Write Loc	Lock Fabric Port Access (Hard Lock)		
	ОК	Cano	el

Figure 2.5. Device Properties

4. Click the **Program Device** button to program the feature row.

5	Radiant Programmer - Untitled.xcf *								
	File Edit View Run Tools Help								
*****] 🎦 📸 🔚 😂 🔅 🔅 (梁) (金) 🔜 🔛 🔛								
	Enat	ole St	tatus	Device V	/endor	Device Family	Device	Operation	
1	\checkmark			Lattice		LIFCL	LIFCL-40	Update Feature Row	

Figure 2.6. Program Device

To program the feature row using the *Update feature row* operation:

1. Open the Radiant Programmer and set the appropriate settings as shown in Figure 2.7. Click OK.

😫 LIFCL - I	IFCL-40 - Device Prop	erties		?	\times		
General	Device Information						
Device C	peration						
Target N	lemory:		Non Volatile Configuration Memory	~			
Port Inte	erface:		JTAG	~	·		
Access N	1ode:		Feature Rows Programming	~			
Operatio	n:		Update Feature Row	~			
Password Protection Options (Provide key file if password protection enabled)							
			ОК	Cano	el		

Figure 2.7. Device Properties



- 2. Click the Program Device button to update the feature row.
- 3. Select the feature row bit to toggle the value as shown in Figure 2.8. User can double-check if the feature row has been updated using the *Read Feature Row* operation.




Figure 2.8. Current Bit Value




Figure 2.9. Toggled Bit Value



4. Click **Program** to update the settings.

WARNING: These feature row bits are OTPs (One-time programmable). Disabling all these config pins could limit what user can do to the device as user is not able to re-configure using different interfaces SSPI or I²C (instead of JTAG) as these pins are required during enabling of these interfaces.

Q: How does the user read the feature row for Nexus devices?

A: The procedure below shows the user how to read the feature row.

1. Open the Radiant Programmer and select Read Feature Row as Operation in the Device Properties. Click OK.

UIFCL - L	IFCL-40 - Device Pro	perties		?	×			
General	Device Information							
Device O	peration							
Target M	lemory:		Non Volatile Configuration Memory		~			
Port Inte	erface:		JTAG		~			
Access N	1ode:		Feature Rows Programming		~			
Operatio	in:		Read Feature Row		~			
Password Protection Options (Provide key file if password protection enabled)								
			ОК	Can	cel			

Figure 2.10. Device Properties

2. Click the **Program Device** button to read the feature row.



Figure 2.11. Program Device

The current settings of the feature row is displayed as shown in Figure 2.12.

Note: It is important for the user to be informed of the current settings of the feature row.



Feature Row ? × ٨ Decompression Enable Decryption Enable (0) Decryption Enable (1) PROGRAMN_Disable Authentication (0) Authentication (1) DONE Disable INITN_Disable Boot Select 0 Boot Select 1 Boot Select 2 PWD Enable PWD AII I3C Only CID_EN SLV On 0 0 0 0 0 0 0 0 0 Default 0 0 0 0 0 0 0 0 Chip Value 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 13C Device Character (0) 13C Device Character (1) I3C Device Character (2) Device Character (3) 13C Slave Address (0) Slave Address (1) 13C Slave Address (2) Slave Address (3) 13C Slave Address (4) 13C Slave Address (5) Slave Address (6) Slave Address (7) 13C Instance ID (1) 13C Instance ID (2) 13C Instance ID (0) I3C Instance ID (3) I3C_bit32 Reserved ы BC ы ы В 0 Default Chip Value 0 > < Close

Figure 2.12. Feature Row Current Values

Q: What are the Feature-Row bits and settings?

A: The following are the tabulated list of the feature-row based settings. Some of these bits are also found under **Device Constraint Editor > Global Settings**.

Note: If user can see any of these bits under the Global Settings, this means that they are OTP (One-Time Programmable, can only be modified once). All feature row bits which can be accessed through Radiant Programmer, as shown in Figure 2.12, are OTP.

User can also check these bits manually using the **Read Feature Row** operation using the Radiant Programmer. Refer to How does the user read the feature row for Nexus devices section for the detailed procedure. User may also look up the Global Settings Definition to understand the difference between feature-row based and non-feature row-based settings.



	Authentication (0)	Authentication (1)	Decompression Enable	Decryption Enable (0)	Decryption Enable (1)	CID_EN	Boot Select 0	Boot Select 1	Boot Select 2	PWD Enable	PWD AII	I3C Only	SLV On	PROGRAMN_Disable	INITN_Disable	DONE_Disable																	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	
Chip Value	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0																	
	13C Device Character (0)	I3C Device Character (1)	13C Device Character (2)	13C Device Character (3)	I3C Instance ID (0)	I3C Instance ID (1)	I3C Instance ID (2)	I3C Instance ID (3)	13C Slave Address (0)	I3C Slave Address (1)	I3C Slave Address (2)	I3C Slave Address (3)	13C Slave Address (4)	13C Slave Address (5)	13C Slave Address (6)	I3C Slave Address (7)	13C_bit32	Reserved															
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

	TracelD (0)	TracelD (1)	TracelD (2)	TracelD (3)	TraceID (4)	TracelD (5)	TracelD (6)	TracelD (7)	12C Slave Address (2)	I2C Slave Address (3)	12C Slave Address (4)	I2C Slave Address (5)		12C Slave Address (7)	12C Slave Address (8)	12C Slave Address (9)	tl. (0)	tl. (1)	tl. (2)	tT (0)	tT (1)	tT (2)	tl (0)	fl (1)	SDA Delay Cal (0)	SDA Delay Cal (1)	SDA Delay Cal (2)	SDA Delay Cal (3)	SUA Delay Cal (4)	SDA Delay Enable	SDA Delay Disable	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Chip Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	m ID Code (0)	Custom ID Code (1)	Custom ID Code (2)	Custom ID Code (3)	Custom ID Code (4)	Custom ID Code (5)	Custom ID Code (6)	Custom ID Code (7)	Custom ID Code (8)	Custom ID Code (9)	Custom ID Code (10)	Custom ID Code (11)	Custom ID Code (12)	Custom ID Code (13)	Custom ID Code (14)	Custom ID Code (15)	Custom ID Code (16)	Custom ID Code (17)	Custom ID Code (18)	Custom ID Code (19)	Custom ID Code (20)	Custom ID Code (21)	Custom ID Code (22)	Custom ID Code (23)	Custom ID Code (24)	Custom ID Code (25)	Custom ID Code (26)	Custom ID Code (27)	Custom ID Code (28)		Custom ID Code (31)	
	Custom ID	3	0	~																												
Default			0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	





Figure 2.13. CertusPro-NX Feature-Row Bits



																												_					
	TracelD (0)	TracelD (1)	TracelD (2)	TracelD (3)	TracelD (4)	TracelD (5)	TracelD (6)	TracelD (7)	I2C Slave Address (2)	I2C Slave Address (3)	12C Slave Address (4)	12C Slave Address (5)	12C Slave Address (6)	12C Slave Address (7)	12C Slave Address (8)	I2C Slave Address (9)	tl. (0)	tl. (1)	tl. (2)	tT (0)	tT(1)	tT (2)	tl (0)	tl (1)	SDA Delay Cal (0)	SDA Delay Cal (1)	SDA Delay Cal (2)	SDA Delay Cal (3)	SDA Delay Cal (4)	SDA Delay Cal (5)	SDA Delay Enable	SDA Delay Disable	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Chip Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	0	de (1)	ode (2)	ode (3)	ode (4)	Code (5)	Code (6)	ode (7)	ode (8)	ode (9)	Code (10)	Code (11)	ode (12)	Code (13)	Code (14)	Code (15)	Code (16)	Code (17)	Code (18)	Custom ID Code (19)	Custom ID Code (20)	Custom ID Code (21)	Custom ID Code (22)	Custom ID Code (23)	Custom ID Code (24)	Custom ID Code (25)	Custom ID Code (26)	Custom ID Code (27)	Custom ID Code (28)	Code (29)	Code (30)	Code (31)	
	Custom ID Code (0)	Custom ID Code	Custom ID Code (2)	Custom ID Code (3)	Custom ID Code (4)	Custom ID Code (5)	Custom ID Code (6)	Custom ID Code	Custom ID Code (8)	Custom ID Code (9)	Custom ID Code (10)	Custom ID Code (11)	Custom ID Code (12)	Custom ID Code (13)	Custom ID Code (14)	Custom ID Code (15)	Custom ID Code (16)	Custom ID Code (17)	Custom ID Code (18)	Custom ID	Custom II	Custom II	Custom	Custom	Custom II	Custom ID Code (29)	Custom ID Code (30)	Custom ID Code (31)					
Default	 Custom ID Code 	 Custom ID Co 	O Custom ID C	O Custom ID C	 Custom ID (Custom ID (Custom ID (O Custom ID C	O Custom ID C	O Custom ID C	O Custom ID (Custom ID (Custom ID C 		O Custom ID (Custom ID (O Custom ID	O Custom ID	O Custom ID	O Custom ID	O Custom II	O Custom II	O Custom	O Custom	O Custom II	O Custom ID	O Custom ID	 Custom ID 					






Figure 2.14. Certus-NX Feature-Row Bits



	Authentication (0)	Authentication (1)	Decompression Enable	Decryption Enable (0)	Decryption Enable (1)	CID_EN	Boot Select 0	Boot Select 1	Boot Select 2	PWD Enable	PWD AII	I3C Only	SLV On	PROGRAMN_Disable	INITN_Disable	DONE_Disable																
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
Chip Value	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0																
							_	_	18	<u></u>	S.	2	3	5	12	2																
	I3C Device Character (0)	I3C Device Character (1)	13C Device Character (2)	I3C Device Character (3)	I3C Instance ID (0)	I3C Instance ID (1)	I3C Instance ID (2)	I3C Instance ID (3)	I3C Slave Address (0)	I3C Slave Address (1)	I3C Slave Address (2)	I3C Slave Address (3)	I3C Slave Address (4)	I3C Slave Address (5)	I3C Slave Address (6)	I3C Slave Address (7)	I3C_bit32	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Derented	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
Default	 I3C Device Charact 	 I3C Instance ID (0) 	 I3C Instance ID (1) 	 I3C Instance ID (2) 	 I3C Instance ID (3) 	 I3C Slave Address 	 I3C Slave Address 	 I3C Slave Address 	 I3C Slave Addres: 	 I3C Slave Addres: 	 I3C Slave Address 	 I3C Slave Address 	 I3C Slave Address 		 Reserved 	O Reserved	O Reserved	 Reserved 	O Reserved		0 Reserved		O Reserved	O Reserved	Reserved	 Reserved 	 Reserved 	O Reserved				

Custom ID Code (0)	Custom ID Code (1)	Custom ID Code (2)	Custom ID Code (3)	Custom ID Code (4)	Custom ID Code (5)	Custom ID Code (6)	Custom ID Code (7)	Custom ID Code (8)	Custom ID Code (9)	Custom ID Code (10)	Custom ID Code (11)	Custom ID Code (12)	Custom ID Code (13)	Custom ID Code (14)	Custom ID Code (15)	Custom ID Code (16)	Custom ID Code (17)	Custom ID Code (18)	Custom ID Code (19)	Custom ID Code (20)	Custom ID Code (21)	Custom ID Code (22)	Custom ID Code (23)	Custom ID Code (24)	Custom ID Code (25)	Custom ID Code (26)	Custom ID Code (27)	Custom ID Code (28)	Custom ID Code (29)	Custom ID Code (30)	Custom ID Code (31)	
		3)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
) () (0 0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
IO Keady Disable	Reserved	Master Retry Count (Master Retry Count (Signature Disable	Master Timer Count	-						CFG Noise	Disable IO Glitch		SFDP Enable	Bulk Erase Enable	 32-bit SPIm Address 	 SSPI Auto 			 TX Edge 	° CPOL	o CPHA	 DPA Enable 	 Reserved 	 Reserved 	Reserved	Reserved	 Core CLK Sel (0) 	 Core CLK Sel (1) 	Core CLK Sel (2)	
		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0													0	
)	(0 (etry Count (0) 0	0 0 0	0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	and the second s	e anonce any Count (1) any Count (1) e o Province (1) mer Count (1) mer Count (1) mer Count (1) Timer Count (1) Timer Count (1) Timer Count (1) Timer Count (1) Timer Count (1) timer Count (1) e o timer Count (1) timer Coun	and Count (1) any Count (1) of Count (1) met Count (1) met Count (1) met Count (2) met Count (2) met Count (3) met	model 0 0 ary Count (1) 0 0 bit State 0 0 me Count (3) 0 0 me Count (3) 0 0 me Count (3) 0 0 filter Count (3) 0 0	e transmer	and Count (1) any Count (1) (1) Hable med Count (1) med Count (1) med Count (2) med Count (3) med Co	Implementation 0 Phy Count (0) 0 Phy Count (1) 0 Implementation 0	memory 0 by Count (0) 0 by Count (1) 0 mer Count (1) 0 mer Count (1) 0 Time Count (1) 0 Time Count (2) 0 Iffine Count (2) 0 iffith 0 n Gount (3) 0 iffith 0 n Commands 0 iffith 0 n Commands 0 iffith 0 iffith 0 iffith 0 iffith 0 iffith 0 iffith 0	Product (1) by Count (1) Diable are Count (1) mer Count (1) mer Count (1) Time Count (2) Time Count (3) Time Count (3) Count (Image: Control (1) 0 Phy Count (1) 0 Phy Count (1) 0 res Count (1) 0 Image: Count (2) 0 Image: Count (memory 0 by Count (0) 0 by Count (1) 0 me Count (1) 0 me Count (1) 0 Time Count (2) 0 If me Count (2) 0 if the count (3) 0<	Image: control (b) 0 Py Count (b) 0 Privable 0 Prest Count (b) 0 Prest Count (c) 0 Times Count (c) 0 Filter 0 Address 0 feable 0	Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1) Image: Control (1)




Figure 2.15. CrossLink-NX Feature-Row Bits



Q: Is OTP the only way to force the PROGRAMN, INITN, and DONE ports to be disabled so that they can be used as standard I/O?

A: Yes, the only way to use the PROGRAMN, INITN, and DONE ports as GPIO is to program the OTP feature row.

Q: The PROGRAMN pin is not working correctly as GPIO (applicable to INITN and DONE) when user sets the PROGRAMN_PORT to DISABLE in the Global Settings of the Device Constraint Editor and load the design to the Crosslink-NX board.

A: The SW setting on the PROGRAMN_PORT=Disable is only to allows user to assign the GPIO to the PROGRAMN pin in the Radiant SW flow, it does not automatically set the Feature Row PROGRAMN_DISABLE (Radiant Programmer) bit accordingly. It is needed to modify the feature row value separately.

Q: User wants to program the device through SSPI and it is not possible if the PROGRAMN is already disabled in the feature row.

A: For the slave configuration port programing after the PRGRAMN pin is disabled, it should be good but there some things the user needs to be aware of:

- If only PROGRAMN pin is disabled, but the INITN pin is not disabled, user could drive the INITN pin (Open Drain output) low to hold off the bitstream booting, then activate the Slave configuration port to perform the programming.
- If both PROGRAMN pin and INITN pin are disabled, there are two possible scenarios:
 - There are no valid bitstream to boot (for example a brand new board). The user have to wait a little longer ((t_{INIT} + preamble count time) for single boot setup, or (t_{INIT} + 2 × preamble count time) for dual boot setup), then activate the slave configuration port to perform the programming. After the booting sequence finished and the booting failed, the device goes to unprogrammed state. Then the slave configuration port could be activated the same way as holding PORGRAMN pin.
 - If the board been successfully programmed before, the device boots from the bitstream since both PROGRAMN pin and INITN pin are disabled. Then the user have to persist the target slave configuration port in the design (bitstream), so user could access the slave configuration port in user function mode to perform the device programming.

Q: DONE/INITN/PROGRAMN ports are not disabled even it was disabled on constraint.

A: Update the registers for these ports go to the Feature rows programming (using the Radiant Programmer) then update and read feature row. Change the register values for DONE/INITN/PROGRAMN ports disable from 0 to 1.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.




3. Boot Process


This section provides an overview on a series of events from device power on up to entering user mode.

3.1. Terminologies

3.1.1. Master Port Configuration Process and Flow

Prior to becoming operational, the FPGA goes through a sequence of states including initialization, configuration, and wake-up.







3.1.2. Power-Up Sequence

For the Nexus device to operate, power must be applied to the device. During a short period of time, as the voltages applied to the system rise, the FPGA stays in an indeterminate state.

As power continues to ramp, a Power-On-Reset (POR) circuit inside the FPGA becomes active. The POR circuit, once active, makes sure the external I/O pins are in a high-impedance state. It also monitors the V_{CC}, V_{CCAUX}, V_{CCIO0}, and V_{CCIO1} input rails. The POR circuit waits for the following conditions:

- V_{CC} > 0.73 V 0.83 V
- V_{CCAUX} > 1.34 V 1.71 V
- V_{CCI00} > 0.89 V 1.05 V
- V_{CCIO1} > 0.89 V 1.05 V

Power-On-Reset (POR) puts the Nexus device into a reset state. There is no power up sequence required for the Nexus device.

Table 3.1. Power-On Reset

Symbol	Parameter		Min	Тур	Max	Unit
	Power-On-Reset ramp-up trip	V _{CC}	0.73		0.83	V
V _{PORUP}	point (Monitoring V_{CC} , V_{CCAUX} ,	V _{CCAUX}	1.34		1.71	V
	V_{CC100} , and V_{CC101})	V _{CCIO0} ,V _{CCI01}	0.89		1.05	V
N	Power-On-Reset ramp-up trip	V _{CC}	0.51		0.81	V
V _{PORDN}	point (Monitoring V_{CC} and V_{CCAUX})	V _{CCAUX}	1.38		1.54	V

When these conditions are met the POR circuit releases an internal reset strobe, allowing the device to begin its initialization process. The Nexus device asserts INITN active low, and drives DONE low. When INITN and DONE are asserted low, the device moves to the initialization state, as shown in Figure 3.2.




Figure 3.2. Configuration from Power-On-Reset Timing

3.1.3. Initialization

The Nexus device enters the memory initialization phase immediately after the Power On Reset circuit drives the INITN and DONE status pins low. The purpose of the initialization state is to clear all the SRAM memory inside the FPGA.

The FPGA remains in the initialization state until all the following conditions are met:

- The t_{INITL} time period has elapsed
- The PROGRAMN pin is deasserted
- The INITN pin is no longer asserted low by an external master

The dedicated INITN pin provides two functions during the initialization phase. The first is to indicate the FPGA is currently clearing its configuration SRAM. The second is to act as an input preventing the transition from the initialization state to the configuration state.

During the t_{INITL} time period the FPGA is clearing the configuration SRAM. When the Nexus device is part of a chain of devices each device has different t_{INITL} initialization time. The FPGA with the slowest t_{INITL} parameter can prevent other devices in the chain from starting to configure. Premature release of the INITN in a multi-device chain may cause configuration of one or more chained devices to fail to configure intermittently.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

The active-low, open-drain initialization signal INITN must be pulled high by an external resistor when initialization is complete. To synchronize the configuration of multiple FPGAs, one or more INITN pins should be wire-ANDed. If one or more FPGAs or an external device holds INITN low, the FPGA remains in the initialization state.

The GPIO of the device at power-up defaults to tri-stated outputs with active weak input pull-downs. After configuration, all GPIO included in the user design wake up in the user-defined condition. GPIO not defined in the user design remain output tri-stated and the input with a weak pull-down enabled. This default avoids inadvertent effects of the inputs rising while powering up. In some cases, this can cause a problem if other connected devices on the board reset or trigger from an active high signal.

Before/during configuration, the dedicated JTAG_EN pin has pull-down, and dual-purpose sysCONFIG I/O with pull-up, which are excluded from the GPIO default setting.

3.1.4. Configuration

The releasing HIGH on the INITN pin causes the FPGA to enter the configuration state. The FPGA can accept the configuration bitstream created by the Lattice Radiant Software.

Following power-up, the Nexus device begins the external SPI flash boot process with the Signature Verification phase. The Nexus device attempts a signature read-back in a finite loop until the expected result is received or the loop count is exceeded. A correct signature read allows the Nexus device to proceed to the Preamble Verification phase immediately. Opposed to waiting for a fixed power-ramp timer to expire, this process allows for the fastest possible boot times.

The Signature Verification process verifies either the Lattice Specified LSCC signature or JEDEC Standard SFDP, depending on the value of Control Register 1, Bit 15 (CR1 [15]). If CR1 [15] is *0* (default), the Nexus device reads the boot bitstream image from the base boot address and check for the LSCC signature (0x4C534343) using SPI flash command code 8'H03. If CR1 [15] is *1*, the Nexus device performs a SFDP read (SPI flash command code 8'H5A) and checking for SFDP code (0x50444653) contained in SFPD compliant SPI flash devices. The Nexus device retries the SFDP/LSCC signature read until three consecutive matches are found. When successful, the Nexus device sets the internal Signature Successful Flag and proceeds to the Preamble Verification step. If the loop timer expires (600,000 SPI clock cycles, or about 150 ms) the device proceeds to the Preamble Verifications step without setting the Signature Successful Flag. When the internal Signature Successful Flag is set, the Signature Verification phase is bypassed for subsequent warm-boot events (for example, the PROGRAMN pin toggle or REFRESH command).

For proper bitstream data alignment, the bitstream Preamble must be detected once. If the preamble does not come before the preamble timer (counting for 600,000 SPI clock cycles) expires, a boot failure is declared, and the boot process aborts.

Once the preamble is detected, the Nexus device continues fetching data from non-volatile memory to configure the FPGA SRAM memory. The Nexus device does not leave the Configuration state if there is no valid configuration data.

INITN is used to indicate an error exists in the configuration data. When INITN is high, configuration is proceeding without issue. If INITN is asserted low, an error has occurred and the FPGA does not operate.

3.1.5. Wake Up

Wake-up is the transition from configuration mode to user mode. The Nexus device's fixed four-phase wake-up sequence starts when the device has correctly received all of its configuration data. User can arrange the order of these four phases to meet specific implementation requirements. When all configuration data is received, the FPGA asserts an internal DONE status bit. The assertion of the internal DONE causes a Wake Up state machine to run that sequences four controls. The four control strobes are:

- Global Set/Reset (GSRN)
- Global Write Enable (GWE)
- Global Output Enable (GOE)
- External DONE

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



One phase of the Wake-Up process is for the FPGA to release the Global Output Enable. When it is asserted, permits the FPGA's I/O to exit a high-impedance state and take on the programmed output function. The FPGA inputs are always active. The input signals are prevented from performing any action on the FPGA flip-flops by the assertion of the Global Set/Reset (GSRN).

Other phases of the Wake-Up process release the Global Set/Reset and the Global Write Enable controls.

The Global Set/Reset is an internal strobe that, when asserted, causes all I/O flip-flops, Look Up Table (LUT) flip-flops, distributed RAM output flip-flops, and Embedded Block RAM output flip-flops that have the GSR enabled attribute to be set/cleared per the hardware description language definition.

The Global Write Enable is a control that overrides the write enable strobe for all RAM logic inside the FPGA. As mentioned previously, the inputs on the FPGA are always active. Keeping GWE deasserted prevents accidental corruption of the instantiated RAM resources inside the FPGA.

Another phase of the Wake-Up process asserts the external DONE pin. The external DONE is a bi-directional, opendrain I/O only when it is enabled. An external agent that holds the external DONE pin low prevents the wake-up process of the FPGA from proceeding. Only after the external DONE, if enabled, is active high does the final wake-up phase complete. Wake-Up completes uninterrupted when the external DONE pin is not enabled.

Once the final wake-up phase is complete, the FPGA enters user mode.

3.1.6. Early I/O Release

The Nexus device supports an Early I/O Release feature, which allows the I/O that reside in the I/O Banks on the left and right of the device (I/O Bank 1, I/O Bank 2, I/O Bank 6, and I/O Bank 7), to assume user-defined drive states at the beginning of bistream processing. The Early I/O Release feature releases the I/O after processing the I/O configuration for the left and right banks, which is located near the head of the bitstream data. Once data is programmed in the left/right Memory Interface Block (MIB) the I/O is released to a predefined state. This feature is enabled by setting the EARLY_IO_RELEASE preferences to ON in the Lattice Radiant Device Constraint Editor.

In addition, Early I/O Release requires user to instantiate an output buffer register with an asynchronous set or reset function, to indicate the desired drive 1 or drive 0 behavior, respectively, during the Early Release period. Unregistered outputs in Early-Release banks drive High-Z until full device configuration is complete. Be aware that some of the I/O in Bank 1, including the dual-purpose sysCONFIG I/O, cannot be utilized as Early Released I/O. Also, if the ECDSA bitstream authentication is enable for the Nexus device, the Early I/O Release feature is not supported.

3.1.7. User Mode

The Nexus device enters user mode immediately following the Wake-Up sequence has completed. User Mode is the point in time when the Nexus device begins performing the logic operations the user designed. The device remains in this state until one of three events occurs:

- The PROGRAMN input pin is asserted
- A REFRESH command is received through one of the configuration ports
- Power is cycled or power supply levels drop below the specified trigger levels

3.1.8. Clearing the Configuration Memory and Re-Initialization

The current user mode configuration of the Nexus device remains in operation until they are actively cleared, or power is lost. Several methods are available to clear the internal configuration memory of the Nexus device. The first is to remove power and reapply power. Another method is to toggle the PROGRAMN pin. Lastly, user can reinitialize the memory through a Refresh command. Any active configuration port can be used to send a Refresh command.

Invoking one of these methods causes the Nexus device to drive INITN and DONE low. The Nexus device enters the initialization state as described earlier.



3.1.9. Reconfiguration Priority

There are many sources that can initiate a reconfiguration while a configuration is already in process. When initiating a reconfiguration, the sources are prioritized depending on which of them initiated the original configuration. Note that if an interruption occurs, the reconfiguration occurs without informing the original configuration source that the configuration did not complete. JTAG always has the highest priority and any JTAG initiated configuration event causes a reconfiguration to occur. Toggling the PROGRAMN pin has the next highest priority. It interrupts any current configuration other than a JTAG configuration.

3.1.10. Dual Boot

Switches to load from the second known good (Golden) pattern when the first pattern becomes corrupted.

3.1.11. Ping-Pong Boot

Switches between two bitstream patterns based on the user's choice. If the system fails to boot from one of the bitstreams, it automatically boots from the second bitstream.

3.1.12. Multi-Boot

Allows the system to dynamically switch between two to five bitstream patterns while still being protected with a Golden (sixth) pattern.

3.1.13. MASTER_SPI_PORT

The MASTER_SPI_PORT allows user to preserve the Master SPI configuration port after the Nexus device enters user mode. There are four states to which the MASTER_SPI_PORT preference can be set:

- DISABLE This setting disconnects the Master SPI port pins from the configuration logic. The Master SPI pins (MCLK, MCSN, MOSI/MD0, MISO/MD1, MD2 and MD3) could be general purpose user I/O.
- SERIAL This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1) in serial mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.
- DUAL This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1) in dual mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.
- QUAD This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1, MD2 and MD3) in quad mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.

The default setting for this preference is DISABLE.

3.1.14. BOOTMODE

The BOOTMODE preference allows user to select the booting mode at power up (POR), PROGRAMN pin toggle or REFRESH command execution.

- DUAL Perform the dual boot for booting event. In case the primary booting image (bitstream) is failed, the secondary (Golden) booting image is automatically invoked to boot up the device.
- SINGLE Perform the single boot only. If failed, device go to unprogrammed mode directly.
- NONE No Master SPI booting at POR, PROGRAMN pin toggle or REFRESH command execution, wait for Slave Configuration Port to configure the device.

The default BOOTMODE selection is DUAL mode.



3.2. Frequently Asked Questions

Q: What settings are needed to run dual boot on FPGA?

A: The user should make sure that the Boot Select[2:0] bits are set to 101. It is not required to ENABLE the MASTER_SPI_PORT in the Radiant Software Global Settings. The default value for the Boot Select bits is 101. The user can access (R/W) the Boot Select bits using Radiant Programmer via Feature Rows Programming Operation.

Note: All the feature row bits are OTP. The user should not modify any bit without knowing the consequences.

LFCPNX - LFCPNX-100 - Device Properties		?	×
General Device Information			
Device Operation			
Target Memory:	Non Volatile Configuration Memory		\sim
Port Interface:	JTAG		\sim
Access Mode:	Feature Rows Programming		\sim
Operation:	Read Feature Row		\sim
Password Protection Options (Provide key file	e if password protection enabled)		
	ОК	Can	ncel

Figure 3.3. Feature Rows Programming Operation

	Authentication (0)	Authentication (1)	Decompression Enable	Decryption Enable (0)	Decryption Enable (1)	CID_EN	Boot Select 0	Boot Select 1	Boot Select 2	PWD Enable	PWD AII	I3C Only	SLV On	PROGRAMN_Disable	INITN_Disable	DONE_Disable																	
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	
				-	-	~		~																									
Chip Value	0	0	0	0	0	0		0	1	0	0	0	0	0	0	0																	
	Custom ID Code (0)	Custom ID Code (1)	Custom ID Code (2)	Custom ID Code (3)	Custom ID Code (4)	Custom ID Code (5)	Custom ID Code (6)	Custom ID Code (7)	Custom ID Code (8)	Custom ID Code (9)	Custom ID Code (10)	Custom ID Code (11)	Custom ID Code (12)	Custom ID Code (13)	Custom ID Code (14)	Custom ID Code (15)	Custom ID Code (16)	Custom ID Code (17)	Custom ID Code (18)	Custom ID Code (19)	Custom ID Code (20)	Custom ID Code (21)	Custom ID Code (22)	Custom ID Code (23)	Custom ID Code (24)	Custom ID Code (25)	Custom ID Code (26)	Custom ID Code (27)	Custom ID Code (28)	Custom ID Code (29)		-	
Chip Value					Code (4)	Code (5)	 Custom ID Code (6) 		O Custom ID Code (8)									 Custom ID Code (17) 	 Custom ID Code (18) 	 Custom ID Code (19) 	O Custom ID Code (20)	 Custom ID Code (21) 	 Custom ID Code (22) 	 Custom ID Code (23) 	 Custom ID Code (24) 	 Custom ID Code (25) 	 Custom ID Code (26) 	 Custom ID Code (27) 	 Custom ID Code (28) 	 Custom ID Code (29) 	O Custom ID Code (30)	C Custom ID Code (31)	

Figure 3.4. Boot Select Bits



Q: Is it possible to program a dual boot image, then a user-data image?

A: Yes, it is possible. Assuming the user have already programmed the dual boot image, user can still program a user data image using the programmer. The EPV operation (erase, program, and verify) allows user to select a start address for the operation. The end address would be automatically calculated depending on the user data size.

Only the addresses from the start address to the end address would be affected by the EPV operation. So in this case, user must choose the address limits that does not affect the primary bitstream, golden bitstreams, and the jump instruction at the end of the Flash.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



4. Programming the Device

This section provides workaround on the commonly encountered issues when programming the device.

4.1. Terminologies

4.1.1. SRAM

Static Random Access Memory (static RAM or SRAM) is a type of random-access memory, which is a volatile memory; data is lost when power is removed.

4.1.2. SPI Flash

SPI Flash is a type of flash memory interfaced with SPI (Serial Peripheral Interface). Flash memory is non-volatile (NVM), it means that the device can retain data without requiring a constant power supply, allowing devices to store information even when powered off.

4.1.3. TCK (JTAG)

Test Clock is a type of signal that synchronizes the internal state machine operations.

4.1.4. FTDI (Chip)

FTDI is a type of chip made by Future Technologies Devices International. They specialize in chips that connect directly to USB, then offer a different interface that is more convenient for simple hardware to connect to.

4.1.5. Bitstream

The FPGA bitstream is a file that contains the programming information for an FPGA such as configuration, usercode, and others.

4.1.6. JTAG_PORT

The JTAG_PORT allows user to preserve the JTAG configuration port after the Nexus device enters user mode. There are two states to which JTAG_PORT preference can be set:

- ENABLE This setting preserves the JTAG port pins (TCK, TMS, TDI, and TDO) when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.
- DISABLE This setting disconnects the JTAG port pins (TCK, TMS, TDI, and TDO) from the configuration logic. It allows those ports pins to be general purpose I/O, if they are not persisted for Slave SPI port as well.

The default setting for this preference is DISABLE. (Radiant 3.0 = DISABLED, Radiant 3.1 = ENABLED).



4.1.7. MASTER_SPI_PORT

The MASTER_SPI_PORT allows user to preserve the Master SPI configuration port after the Nexus device enters user mode. There are four states to which the MASTER_SPI_PORT preference can be set:

- DISABLE This setting disconnects the Master SPI port pins from the configuration logic. The Master SPI pins (MCLK, MCSN, MOSI/MD0, MISO/MD1, MD2 and MD3) could be general purpose user I/O.
- SERIAL This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1) in serial mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.
- DUAL This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1) in dual mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.
- QUAD This setting preserves the SPI port I/O (MCLK, MCSN, MOSI/MD0, MISO/MD1, MD2 and MD3) in quad mode when the Nexus device is in user mode. The preference also prevents user from over-assigning I/O to those pins.

The default setting for this preference is DISABLE.

4.2. Frequently Asked Questions

Q: How to solve SRAM programming issue (for example: Erase, Program and Verify) when user is using Radiant 3.0?

A: Radiant 3.0 sysCONFIG has default setting for the JTAG_PORT as DISABLED. This can lead to JTAG access issue on the device after loading the generated bitstream. For example, SRAM verify and even erase afterwards (if the previous bitstream using JTAG_PORT= disabled).

Possible affected boards are CrossLink[™]-NX VIP Sensor Input board, CrossLink-NX Evaluation board, CrossLink-NX PCIe Bridge Board, and others.

There are two ways user can perform to solve this issue:

- Remove the bitstream (with JTAG_PORT = Disable) into the SPI Flash memory. To perform this procedure:
 - a. Connect to the external SPI flash (for example, MX25L12833F) through the external programmer, and then erase all Flash content.

Note: If HW-USBN-2B is not available, HW-USBN-2A can be also used.

Parallel Config Header (J6)	Lattice Programming Cable (HW-USBN-2B)	HW-USBN- 2B Cable
MOSI	TDI/SI	
MISO	TDO/SO	
VCCIO0	VCC	
GND	GND	J6 header
SPI_MCLK	ТСК	Noncouch
FLASH_CS	ISPEN/PROG	Board supply

Figure 4.1. USBN-2B Hardware Connection to SPI Flash

b. Set-up the programmer based on the SPI Serial Flash vendor, device name, and operation which is **Erase** All.

Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX Application Note



Enable Status	Device Vendor	Device Family	Device	Operation	File Name	File Date/Time	Checksum	USERCODE	Cable Setup	6
DONE		SPI Serial Flash	MK254,12833F	troe Al	Nhen; whashar, Document, Wendel R, AE, Caser, Crossline, 167/C 160700-111821, VP, Sensor, board /	01/26/22 07:51:53	0xC366		Cable Setting Detect Cable Safe: HI-0309-30 (P Part: P1008-0 Castern part: Programming Speed Setting O use default Cable Onder TCD Noder Setting (P-300): 10 Setting @ Use default L(D setting O use castern L(D setting) D use castern L(D setting) D use castern L(D setting)	

Figure 4.2. SPI Flash Erase All Operation

- c. Perform *Erase All* on the SPI Flash Memory.
- Accessing the SRAM

After removing bitstream from the SPI Flash with disabled JTAG_PORT, user can now perform SRAM Erase, Program and Verify.

To perform this procedure:

a. Remove the external programmer into the SPI Flash memory then connect the FPGA JTAG to the built-in FTDI or by using an external FTDI programmer.




Figure 4.3. On-Board FTDI USB Port

- b. Perform JTAG scan to read the device and the board.
- c. Set the desired SRAM operation and click Program Device.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



		Г	JTAG Scan	Program Device		
6	🖡 Radian	t Progra	mmer - Untitled.	xcf *		
I	ile Edi	t View	Run Tools	Help		
	🎦 🖆		💝 😂 🛱	🐼 🔛 📚 🖋 🔤		
	Enable	Status	Device Vendor	Device Family	Device	Operation
1	\checkmark	PASS	Lattice	LIFCL	LIFCL-40	Erase Only
						Select Erase Only

Figure 4.4. SRAM Erase Only Operation

d. If the new bitstream is loaded to the SPI flash, ensure that the JTAG_PORT is enabled this time. This can be set under **Device Constraint Editor**.

👫 Device Constraint Editor	×
Name	Value
Junction Temperature(T)(C)	85
Voltage (V)	0.95
▼ SysConfig	
SLAVE_SPI_PORT	DISABLE
MASTER_SPI_PORT	DISABLE
SLAVE_I2C_PORT	DISABLE
SLAVE_I3C_PORT	DISABLE
JTAG_PORT	ENABLE
DONE_PORT	DISABLE
INITN_PORT	DISABLE
PROGRAMN_PORT	DISABLE

Figure 4.5. JTAG_PORT Persistence

Q: How to solve Crosslink-NX evaluation board's FTDI chip not detected in Radiant Programmer and Device Manager?

A: Check the JP1 jumper setting of the Crosslink-NX evaluation board if it is 3.3 V when open since it is connected to 3.3 V through a 2.2 k Ω resistor. An active FTDI should have open connection. When it is shorted to ground, the FTDI is at reset state. JP1 jumper should be left open for it to remain operational as shown in Figure 4.6.






Figure 4.6. JP1 Header

Q: How to program external SPI flash through the SSPI2SPI port?

A: In the SSPI2SPI schematic as shown below, this indicates that the CrossLink-NX device is acting as a bridge to programming SPI Flash. To program the SPI directly, user can switch the Device Family to *SPI Serial Flash* and choose the SPI device.

LIFCL_ENG - LIFCL-40-ES - Device Pr	roperties ?	×		MISO SCK	
General Device Information Device Operation Target Memory:	External SPI Flash Memory (SPI FLASH)	~	HOST: PC/COMPUTER FTDI USB HOST BUILD-IN DOWNLOAD CABLE CPU/MICROPROCESSOR	SS	CCLK /CS
Port Interface: Access Mode: Operation:	SSP12SP1 SSP12SP1 Direct Programming Erase,Program,Verify	~ ~ ~		MOSI	LIFCL-40-ES
					CCLK CS SP SI SO CLK /CS DI DO SR Svaria Flauh

Figure 4.7. SPI Flash Programming through FPGA SSPI Port

Q: If the FPGA is not programmed, user can program the FPGA or the SPI flash without any problem. Once the FPGA is programmed, user can no longer download another image or program the flash.

A: This happens when user configures the SRAM with a bitstream with the MASTER_SPI_PORT set to DISABLED on the Device Constraints Editor. User needs to set MASTER_SPI_PORT and JTAG_PORT to ENABLED to make sure the JTAG-to-SSPI bridge remains functional. Thus, allowing user to download another image into the SPI Flash.

Q: CPOL of "Program Control NV Register 1" from "0" to "1". After that, even if the user changes the CPOL from "1" to "0", it remains "1" and does not change.

A: OTP bits cannot be changed once they are programmed.



Q: Programmed the SPI Flash with a bitstream with JTAG_PORT = DISABLED and MASTER_SPI_PORT = DISABLED causing the FPGA to be no longer configurable.

A: Provided that user did not set the PROGRAMN_DISABLE (Radiant Programmer) bit on the feature row, user can still perform hardware mode erase by performing the following steps:

- 1. If user has a PROGRAMN pin connected to a pushbutton (pb) switch, hold the PROGRAMN button to pull it ground.
- 2. Using JTAG, run an **Erase Only** operation on the SRAM using the programmer while pressing on the PROGRAMN pb switch.
- 3. Release the PROGRAMN once user can see the DONE pin asserting or if user has an LED connected to DONE release PROGRAMN once user can see the DONE pin LED turning on.

Q: User wants to program the configuration data from Host IC to SPI Flash though FPGA. Should the user write bitstream data from the address 0x00000000 in order from the first byte?

A: Yes, because the bitstream is transferred starting with the first byte of the data file then, starting with the MSB of the byte.

Q: User needs to use the JTAG interface pins for dedicated debugging purposes and use SPI programming after power-up but the JTAG and SSPI are sharing the same pins.

A: As stated in the Certus[™]-NX SPI Connections table in the Certus-NX Versa Evaluation Board (FPGA-EB-02032), user can use those pins for SSPI Configuration since the Certus-NX Versa Evaluation Board can support both Master SPI (MSPI) and Slave SPI (SSPI) modes for Certus-NX configuration. With that, user can use the JTAG interface dedicated only for JTAG.

Q: Does Lattice programming software and driver support FT4232HQ?

A: No current support for FT4232 and none planned for the foreseeable future.

Q: User programmed the SPI flash chip on the Evaluation board once and cannot do it again.

A: The probable reason user cannot reprogram the SPI Flash after one programming is that the configuration bitstream the user used on the design does not use the persistence of the MSPI pins, turning those pins into GPIO upon entering user mode.

To resolve this, user may erase the SRAM first (*SRAM Programming > Erase Only*) and then reprogram the SPI Flash. Do not power cycle in between.

To prevent this from happening again, user may set the persistence of the Master SPI port on the design using the *Device Constraint Editor*.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



🏫 Start Page X 🚊 Reports X	👫 Device Constraint Editor *	×	
Q.▼ Find Text <>	Name	Value	î
Ports	Junction Temperature(T)(C)		
Instances	Voltage (V)		
	▼ SysConfig		
	SLAVE_SPI_PORT	DISABLE	
	MASTER_SPI_PORT	SERIAL	
	SLAVE_I2C_PORT	DISABLE	
95 - C	SLAVE_I3C_PORT		
	JTAG_PORT		
X	DONE_PORT		
	INITN_PORT		
	PROGRAMN_PORT		l I
	BACKGROUND_RECONFIG		
	DONE_EX		
	DONE_OD		
	MCCLK_FREQ		
	TRANSFR		
	CONFIG_IOSLEW		
	CONFIG_SECURE		
	WAKE_UP		
	COMPRESS_CONFIG		
	EARLY_IO_RELEASE		
	BOOTMODE		
	CONFIGIO_VOLTAGE_BANK0		
	CONFIGIO_VOLTAGE_BANK1		
▼ 	Port Pin Global	\$50	

Figure 4.8. MSPI_PORT Persistence

Q: Is it possible to program the device without having the MISO signal connected?

A: This is not recommended but it is possible. User needs to modify the programming flow such that only Class B, Class C, and Class D commands are used.

For SPI configuration flow, refer to Figure 4.9.

- Skip step 2 and step 3 (READ ID), as well as step 7 (check Status Register).
- Since the DONE and BUSY bit are not checked using step 7, the user needs to allocate ample delay before going to the next step. User can check the status through the DONE bit if it is connected to the Master.






Figure 4.9. Slave SPI Configuration Flow

Q: Downloading the Programming Cable User Guide (FPGA-UG-02042) does not include any Nexus devices.

A: The following connections/signals are required to establish a successful JTAG connection to CertusPro[™]-NX:

- TCK/SCLK (White)
- TMS (Purple)
- TDI/SI (Orange)
- TDO/SO (Brown)
- VCC (Red) This should be connected to VCCIO1 (Bank I/O of the JTAG pins of CertusPro-NX)
- GND (Black)

In addition, the JTAG_EN pin of the Certus-NX device should be high.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



5. ID Check Read Error

5.1. Terminologies

5.1.1. JTAG_EN

Once the dedicated JTAG_EN pin is driven HIGH, it can enable the JTAG port at any time, no matter whether the device is in configuration mode or user functional mode. Pulling JTAG_EN to low at any time disables the JTAG interface.

5.1.2. CPHA and CPOL

Table 5.1. CPHA and CPOL Control Bits

Bit	Definition	Default	Note
[31:24]	Reserved	0	-
23	СРНА	0	This control bit is used to select SPI clock format. 0 – Sampling of data occurs at the rising edge of the clock. 1 – Sampling of data occurs at the falling edge of the clock.
22	CPOL	0	This control bit selects an inverted or non-inverted clock. 0 – Active high clocks selected. In idle state, clock is low. 1 – Active low clocks selected. In idle state, clock is high.

5.2. Frequently Asked Questions

Q: Flash ID Check fails and cannot detect flash in the CrossLink-NX ES device.

A: Perform the following steps to resolve this issue:

- 1. Select LIFCL_ENG as the **Device Family**.
- 2. Under Programming Speed Settings, select Use customer Clock Divider. Use at least 2 as the TCK Divider Setting.
- 3. Re-do Detect Cable and perform Flash Verify ID again.

Note: The maximum supported Radiant Software version of the CrossLink-NX ES device is Radiant 2.0 SP1.

Q: There is a problem in reading the device ID through Slave SPI.

A: The main reason for the problem can be the high level of JTAG_EN. The JTAG_EN should be pulled low to enable the Slave SPI Access. When JTAG_EN is high, the JTAG interface is enabled, and this blocks the Slave SPI. This is because the JTAG and SSPI share the same port. Also, if the device is in user mode, the current running configuration should contain an ENABLED SLAVE_SPI_PORT in the Device Constraint Editor.

To pull the JTAG_EN down, user can add a switch to ground. The proper SPI mode (Mode 0, CPHA=0, CPOL=0).



6. Embedded-related

6.1. Terminologies

6.1.1. Serial Vector Format (SVF)

Serial Vector Format is a file format that includes a programming and configuration sequence or series of commands for a specific operation that can be used as a reference. This file can be generated by using either the Radiant Programmer or Deployment Tool.

6.2. Frequently Asked Questions

Q: Is there an example design or C source code for the FPGA configuration through MCU?

A: The C source code for embedded programming is provided in the software installation directory:

C:\lscc\radiant\<radiant version>\programmer\embedded_source.

For example:

C:\lscc\radiant\3.0\programmer\embedded_source

C:\lscc\radiant\2023.1\programmer\embedded_source

C:\lscc\radiant\2024.1\programmer\embedded_source

For a newer version of Radiant, <radiant version> will be updated but the directory structure remains the same.

Q: How to flash FPGA binary file (.rbt) file and Propel SDK (RISC-V) binary file?

A: For .rbt, user can use the provided C source code in the installation directory for embedded programming.

As for the Propel binary file, it is not possible as of now to load it separately from the bitstream.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Q: How to create a SVF file in Radiant Programmer?

A: Perform the following steps to create the SVF file:

1. In Radiant Programmer, set up the operation as shown in Figure 6.1, which is an example of the Display ID operation using SSPI.

If We the Toole Melo Enable State: Decise Famely
Folde: State: Device Yandy Device Yandy Device Yandy Device Yandy Edd: State: Classicianii Classicianiii Classicianii Classiciani <td< td=""></td<>
General Device Spreader Device Spreader
MSO SCK SCK FCOLORUTER FTD USHOST BULO-N DOWL 040 CAE CRUMCKOPROCESSOR CRUMCKOPROCESSOR MOSI RESET Prog N

Figure 6.1. Radiant Programmer – Display ID Operation



2. Once the .xcf file is saved, click the **Generate SVF** icon. The Radiant Programmer should return a message that the SVF file is successfully built. After the SVF file is generated, click **Launch Debugger**.




Figure 6.2. SVF File Generation

3. The SVF file generated provides the sequence needed to perform the saved operation in the .xcf file.

	Eát Command Configuration Window Help	_ # x
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	<pre> Intries Bellow do W 11 W 12 W 12 E E Intries Semiconductor Corp. Semicir Metter Format (1977) File. Entries Semiconductor Corp. Entries Semiconductor Entries Semicondu</pre>	
16 17 18 20 21 22 23 24 25 24 25 26 27 28 29 30 31	Non-Wildle No	
31 32 33 34 35 34 37 38 39 40 41 42	1 Careck the IDCODE ISER 5 TOS (07) SER 5 TOS (07) SER 54 TOS (000000) SER 54 TOS (000000) TOS (2000000) TOS (2000000) TOS (2007000) TOS (20070000) TOS (2007000) TOS (20070000) TOS (200700000) TOS (200700000) TOS (200700000000) TOS (20070000000000000000000000000000000000	
43 44 45 46 47 48 49 50	INFE 1.00; 1 SALT IN INCOME (MERICAN) INSTRUCTION SEA = TE: (07) SEA = TE:	

Figure 6.3. SVF File for Display ID

^{© 2024} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



4. The sequence provided in the SVF file is what the Radiant Programmer does in the operation the user saves in the .xcf file. Figure 6.4 and Figure 6.5 show the waveforms that correlates with the sequence.

Notes:

- The SVF file generation supports all Nexus Devices.
- The SVF file "Step" and "Go" processes in Download Debugger are supported in JTAG Mode only.
- The SVF file "Step" and "Go" processes in Download Debugger Slave operations SSPI and I²C are not supported, these are only meant to generate a sequence that can serve as a guide needed for configuration and programming in case user wants to create its own.
- User can generate an SVF file using any operation that can be found in the Radiant Programmer such as Fast Configuration or Erase, Program, Verify.
- User can also generate an SVF file for external SPI Flash Programming if it's supported by the Radiant Programmer.




Figure 6.4. Shift in Activation Key




Figure 6.5. READ_ID Command and Device IDCODE Readout

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



7. Encryption Keys

7.1. Frequently Asked Questions

Q: Can encryption key be reprogrammed?

A: AES keys are OTP.

Q: How to improve successful programming of key through JTAG?

A: Low noise JTAG interface and higher TCK.



Appendix A. Other Common Issues Affecting Configuration and Programming

Q: Bitstream support when using Radiant Software across Crosslink-NX devices.

A: For ES2 devices, it is recommended to use Radiant 2.2 and later. For ES devices, the Radiant compatibility is limited to Radiant 2.0 SP1.

To install Radiant 2.0 SP1, perform the following steps:

- Download and install Radiant 2.0 using this link: https://www.latticesemi.com/FileExplorer?media={A7767FCC-BA13-42EF-BA64-7809197E680E}&document_id=52797
- Download and install the SP1 using this link: https://www.latticesemi.com/FileExplorer?media={4516DF15-7F55-4BB4-A841-4E39FE639C7F}&document_id=52877

Table A.1 lists the Radiant software version support across CrossLink-NX devices and highlights the flow support for bitstream generation. For example, the CrossLink-NX 40 ES bitstreams can only be generated using Radiant 2.0 SP1 release. The Radiant software flow support for the silicon revisions are summarized in Table A.1.

Table A.1. Lattice Radiant Software Flow Support for Nexus Family Silicon Revisions

	Radiant Support		
	Radiant 2.0 SP1	Radiant 2.2	Radiant 2.2 SP1
CrossLink-NX 40 ES	Yes	No	No
CrossLink-NX 40 ES2	No	Yes	Yes
CrossLink-NX 17 ES	No	Yes	Yes
CrossLink-NX 40 PSR	No	Yes ¹	Yes
CrossLink-NX 17 PSR	No	Yes ¹	Yes
Certus-NX 40 PSR	No	Yes ¹	Yes
Certus-NX 17 PSR	No	Yes ¹	Yes

Notes:

1. The timing data is not final. Final PSR timing data is available in Radiant 2.2 SP1.

2. PSR silicon bitstream is supported for the latest versions of the Radiant software.

Q: Deployment Tool crashes when trying to save Deployment Tool project when using Radiant 2.2.

A: This is a bug and already fixed in Radiant 3.0.

Q: How to solve Radiant 2.2 error in programming ES?

A: When using Radiant 2.2 Programmer, use "LIFCL_ENG" as the device family instead of "LIFCL". This solves any programming issue. Also, user can vary the TCK divider to slow down the programming speed.

Q: Cannot run Radiant Programmer from the command line.

A: Read the Setting Up the Environment to Run Command Line in the Help file and run the following commands: SET FOUNDRY=C:\lscc\radiant\3.0\ispfpga; SET PATH=C:\lscc\radiant\3.0\bin\nt64;C:\lscc\radiant\3.0\ispfpga\bin\nt64;C:\lscc\radiant\3.0\programmer\bin\nt64;%PATH%;

Q: FPGA fails to complete boot-up process using CLNX-17. It is observed that the *Data file size* in the Radiant programmer 3.0 – with access mode SPI flash, JTAG2SPI, Direct programming, Erase, Program, Verify – not being read from the file.

A: The data file size is auto-update after reproducing, no hardware required. There are times that the data file size might not be automatically updated but this can be addressed by clicking *load from file* to refresh. They are intermittent and occurrence is not usually consistent.



Q: Unable to program public key into the device (Radiant 2.2).

A: This issue is already fixed in Radiant 3.0.

Q: When using the Radiant software to generate a bitstream, the command (-secure on) has no effect.

A: This is only a text bug and already fixed in the later versions.

Q: Encrypting a compressed bitstream makes the encrypted bitstream much bigger.

A: It is not recommended to use compression with encryption as there is no guarantee that the bitstream is correctly configured when decrypted and uncompressed. Refer to page 20 of Advanced Configuration Security Usage Guide for Nexus Platform for more information (FPGA-TN-02176).

Q: How to map the DPHY primitive to one of the available Hardened D-PHY blocks on CrossLink-NX device.

A: To map the DPHY primitive using the ldc_set_location preference, refer to the example below:

PREFERENCE: ldc_set_location -site Pin_Number [get_ports Port_Name]

Example Constraint for LIFCL-17 csfBGA121 MIPI DPHY0:

ldc_set_location -site {C11} [get_ports clk_p_i]

ldc_set_location -site {C10} [get_ports clk_n_i]

- ldc_set_location -site {D11} [get_ports d0_p_i]
- ldc_set_location -site {D10} [get_ports d0_n_i]

For more information regarding the sysCONFIG items, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Appendix B. Configuration Ports Basic Concepts

The following are the two basic states that take place in the FPGA:

- Configuration mode When the FPGA wakes up after power-up, user should configure it since it is in configuration
 mode with all its outputs inactive. By default, if there is no running bitstream in the FPGA, the Master SPI port is
 enabled. To select on which port the user wants to use between JTAG, SSPI, or I²C, the level of JTAG_EN should be
 considered. JTAG_EN should be pulled high for JTAG and should be pulled low for SSPI and I²C.
- User mode Configuring the FPGA means downloading a stream of 0s and 1s through the SysConfig pins. Once the FPGA is properly configured, it goes into *user-mode* and becomes active. The persistence settings in the Device Constraint Editor such as MASTER_SPI_PORT, JTAG_PORT and SLAVE_SPI_PORT take effect in user mode.

 JTAG_EN

 SCL

 SDA

 SDA

 TCK/SCLK

 TCK/SCLK

 TDI/SI

 TDO/SO

 TMS/SCSN

The commonly used sysCONFIG ports overview is shown in Figure B.1.

Figure B.1. sysCONFIG Port Top-Level Diagram

Figure B.1 shows the top-level diagram of the sysCONFIG ports:

- Green the Slave I²C port wherein the programmer acts as a Master and the FPGA as a Slave.
- Blue the JTAG port and Slave SPI port wherein the programmer acts as a Master and the FPGA as a Slave. Note that the JTAG and Slave SPI share the same pins.
- Red the Master SPI port wherein the FPGA acts as a Master and the external SPI Flash as a Slave.

The Crosslink-NX, Certus-NX and CertusPro-NX devices support JTAG2SPI and SSPI2MSPI bridging.

When the device is in configuration mode, the following conditions should be satisfied:

- To enable the JTAG2SPI bridging, the level of JTAG_EN should be pulled to high.
- To enable the SSPI2MSPI bridging, the level of JTAG_EN should be pulled to low.

When the device is in user mode, the following conditions should be satisfied:

• To enable the JTAG2SPI bridging, the level of JTAG_EN should be pulled to high and the JTAG_PORT and MASTER_SPI_PORT setting in the Device Constraint Editor should be enabled.

MASTER_SPI_PORT	SERIAL
JTAG_PORT	ENABLE

• To enable the SSPI2MSPI bridging, the level of JTAG_EN should be pulled to low and the SLAVE_SPI_PORT and MASTER_SPI_PORT setting in the Device Constraint Editor should be enabled.

SLAVE_SPI_PORT	SERIAL
MASTER_SPI_PORT	SERIAL

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



If the user encounters any configuration port access issues, refer to the top-level debugging flow as shown in Figure B.2. For easy debugging, the user should test this flow using the SRAM Display ID and SPI Flash Display ID Operations first in the Radiant Programmer.




Figure B.2. Top-level Debugging Flow Diagram

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



References

For more information refer to:

- CrossLink-NX Family Data Sheet (FPGA-DS-02049)
- Certus-NX Family Data Sheet (FPGA-DS-02078)
- CertusPro-NX Family Data Sheet (FPGA-DS-02086)
- Certus-NX Versa Evaluation Board (FPGA-EB-02032)
- Programming Cable User Guide (FPGA-UG-02042)
- sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099)
- Lattice Radiant FPGA design software
- Lattice Insights for Lattice Semiconductor training courses and learning plans



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Revision History

Revision 1.4, September 2024

Section	Change Summary
Embedded-related	Updated answer to question related to C source code in the Frequently Asked Questions section.
Appendix A. Other Common Issues Affecting Configuration and Programming	Added note regarding PSR silicon bitstream support to Table A.1. Lattice Radiant Software Flow Support for Nexus Family Silicon Revisions.

Revision 1.3, March 2024

Section	Change Summary
Disclaimers	Updated disclaimers.
PROGRAMN/INITN/DONE as GPIO	Removed bullet in PROGRAMN section for special case regarding restriction on asserting PROGRAMN pin low until after all power rails have reached stable operation.

Revision 1.2, July 2023

Section	Change Summary
Introduction	Rephrased the purpose of the document.
Boot Process	Updated Section 3.2 FAQ.
	Updated Figure 3.3. Feature Rows Programming Operation and Figure 3.4. Boot Select Bits
Appendix B. Configuration Ports Basic Concepts	Updated Figure B.2. Top-level Debugging Flow Diagram
References	Added this section.

Revision 1.1, January 2023

Section	Change Summary	
All	Minor adjustments in formatting across the document.	
	• Changed document name from Common Issues Related to Configuration and Programming for Nexus Platform to Common Programming and Configuration FAQs with Supplementary Concepts for CrossLink-NX, Certus-NX, and CertusPro-NX.	
Acronyms in This Document	Added definition for SVF.	
PROGRAMN/INITN/DONE as GPIO	 Updated note in the Feature-Row bits and settings question. Updated Figure 2.3. Lattice Radiant Software Global Settings and Figure 2.4. Generated .fea File. 	
ID Check Read Error	Updated Flash ID check question to add CrossLink-NX device, added note, and updated Slave SPI device reading question.	
Embedded-related	Added FAQ on creating SVF file through Radiant Programmer.	
Appendix B. Configuration Ports Basic Concepts	Added this section.	
Technical Support Assistance	Added reference link to Lattice Answer Database.	

Revision 1.0, April 2022

Section	Change Summary
All	Initial release



www.latticesemi.com