

PRODUCT INFORMATION NOTICE

1. TITLE				2. DOCUME	NT NUMBER				
MICROCIRCUIT, MEMORY,DIGITAL,CMOS, 512 X 32-BIT, RADIATION-HARDENED SRAM, MULTICHIP MODULE			SPO-2018-PIN-0002						
				3. DATE (Year, Month, Date) 2018, Oct, 1					
4. MANUFACTURER NAME AND ADDRESS				5. MANUFA	CTURER POINT OF CONTAC	TNAME			
CAES				Peter Nelson					
	INIAL BOULEVARD SPRINGS, COLORA			6. MANUFACTURER POINT OF CONTACT TELEPHONE					
				719-594-8238 7. MANUFACTURER POINT OF CONTACT EMAIL					
					elson@cobhamaes.co				
8. CAGE CODE 65342	9. BLANK				CT IDENTIFICATION CODE	11. BASE PART See Below			
12. BLANK				13. SMD NU		14. DEVICE TYPE DESIGNATOR			
				See Belo		See Below			
				15. RHA LEV	VELS	16. QML LEVEL			
				D, P, L 17. NON QM		Q, V 18. GIDEP NUMBER			
19. DESCRIPTION (FOR NEW PRODUCTS, PROVIDE AVAILABILITY DATE A Summary: This ADEPT adds two guaranteed by design A and t _{AVET2}) which where recommendations of the previous changes are also noted herein. This change replaces the SMD to ensure that the user does not miss the timing info Product Name: Manufacturer			N/A		GB4-I-19-0003				
and t _{AVET2}) wh changes are a	nich where recommentation also noted herein.	endations of the prev This change replaces	iously the da	documente	ed application note (Al	N-MEM-002). Datasheet			
Prod	uct Name:	Manufacturer Part Number	S	MD #	Device Type				
16M Asynch	ronous SRAM	UT8Q512K32E	596	2-01533	02 & 03				
16M Asynchronous SRAM		UT9Q512K32E	5962-01511		02 & 03				
LOOKING ST	NOTE: THIS DOCUMENT IS PUBLISHED FOR INFORMATION PURPOSES AND MAY PROVIDE FORWARD LOOKING STATEMENTS THAT ARE SUBJECT TO CHANGE. THE USERS SHOULD CONTACT THEIR LOCAL CAES SALES OFFICE FOR ANY ACTIONABLE CONTENT DESCRIBED HEREIN.								
20. ADEPT REPR		21. SIGNATURE				22. DATE 10/01/18			

Section 1: SMD changes

TABLE 1A Electrical performance characteristics.

Test Symbol		Test conditions -55°C < Tc < +125°C (Devices 01,03,05) -40°C < Tc < +125°C (Devices 02,04,06) +4.5 V < Vpp < +5.5 V	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified		l i	Min	Max	
Functional test		See 4.4.1c, VIH = VDD -0.5V	7,8A,8B	All		<u>1/</u>	
Address valid to address valid skew time XX/	t avsk	See figures 4 and 5.	9,10,11	See above table		4	ns
		M,D,P,L	9	All	1/		
Addres <u>s</u> setup time for read (E – controlled) XX/	t AVET2		9,10,11	See above table	-4		ns
		M,D,P,L	9	All		1/	

Add parameters $t_{\rm AVSK}$ and $t_{\rm AVET2}$

Add note 12 designation to t_{AVAV} parameter

Read cycle time <u>6</u> /, <u>YY/</u>	tavav	See figures 4 and 5.	•	9,10,11	01,02	25		ns
					<mark>03,04</mark> ,	20		
					05, 06			
			M,D,P,L	9	All	<u>1</u> /		
	i	1			04 00		1	i


Add two notes to Table 1A

XX/ Guaranteed by design


<u>YY</u>/ Address changes prior to satisfying t_{AVAV} minimum is an invalid operation

Add timing parameters to SRAM read cycle 1 and read cycle 2

SRAM read cycle 1: address access.







Note: $\overline{G} \leq V_{IL}(max)$ and $\overline{W} \geq V_{IH}$ (min).

FIGURE 5. Timing waveforms - Continued.

Section 2: Datasheet changes

Datasheet Add last sentences to the end of both paragraphs

READ CYCLE

A combination of \overline{W} greater than VIH (min) and \overline{E} less than VIL (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output. Read cycles initiate with the assertion of chip enable or any address input change while chip enable is asserted.

SRAM Read Cycle 1, the Address Access in figure 4a is initiated by a change in address inputs while the chip is enabled with \overline{G} asserted and \overline{W} deasserted. Valid data appears on data outputs DQ(7:0) after the specified tAVQV is satisfied. Outputs remain active throughout the entire cycle. As long as chip enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (tAVAV). Changing addresses prior to satisfying tAVAV minimum results in an invalid operation. Invalid read cycles will require reinitialization.

The single die devices will say "read cycles initiate with assertion of chip enable and address changes while chip enable is asserted". The MCM parts with multiple chip enables will say "read cycle initiates with the assertion of any chip enable and also address changes while any chip enable is asserted".

AC Characteristics read cycle table Adding parameters t_{AVSK} and t_{AVET2} and two additional notes

AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)*

-55°C to +125°C for (C) screening and -40°C to +125°C for (W) screening ($V_{DD} = 5.0V + 10\%$)

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAVAV ^{1,6}	Read cycle time	20		ns
tAVSK ⁵	Adress valid to address valid skew time		4	ns
tAVQV	Read access time		20	ns
tAXQX	Output hold time	3		ns
tGLQX	G-controlled Output Enable time	0		ns
tGLQV	G-controlled Output Enable time (Read Cycle 3)		10	ns
tGHQZ ²	G-controlled output three-state time		10	ns
tETQX ³	E-controlled Output Enable time	3		ns
tAVET2 ⁵	Address setup time for read $\overline{(E-controlled)}$	-4		ns
tETQV ³	E-controlled access time		20	ns
tEFQZ ^{1,2,4}	E-controlled output three-state time		10	ns

Notes: * Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.


1. Functional test.

The enclosing test.
 Three-state is defined as a 500mV change from steady-state output voltage.
 The ET (chip enable true) notation refers to the falling edge of En. SEU immunity does not affect the read parameters.
 The EF (chip enable false) notation refers to the rising edge of En. SEU immunity does not affect the read parameters.


5. Guaranteed by design.

6. Address changes prior to satisfying tAVAV minimum is an invalid operation.

SRAM Read cycle 1 and 2 Adding parameters tAVSK and tAVET2 to timing diagrams







Assumptions: 1. $\overline{G} \leq V_{IL} \;(max) \text{ and } \overline{W} \geq V_{IH} \;(min)$

Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access