AEROSPACE DATA EXCHANGE PROGRAM TRANSMITTAL

# **PRODUCT INFORMATION NOTICE**

1. TITLE		2. DOCUMI	2. DOCUMENT NUMBER			
MICROCIRCUIT, MEMORY,DIGITAL,CMOS, 512 X 8-BIT, RADIATION-HARDENED SRAM MONOLITHIC SILICON			SPO-2018-PIN-0001			
			3. DATE ( <i>Year, Month, Date</i> ) 2018, Oct, 1			
4. MANUFACTURER NAME AND ADDRE	SS		CTURER POINT OF CON	ITACT NAME		
CAES		Peter Ne	elson			
4350 CENTENNIAL BOULEVA	RD	6. MANUFA	ACTURER POINT OF CON			
COLORADO SPRINGS, COLORADO 80907-3486		719-594				
			ACTURER POINT OF CON	TACT EMAIL		
			nelson@cobhamae	s.com		
8. CAGE CODE 9. BLANK		10. PRODU	ICT IDENTIFICATION COI	DE 11. BASE PART		
65342	See Belo		See Below 14. DEVICE TYPE DESIGNATOR			
12. BLANK		See Belo		See Below		
		15. RHA LE		16. QML LEVEL		
				0.14		
		D, P, L		Q, V		
		D, P, L 17. NON QI	ML LEVEL	Q, V 18. GIDEP NUMBER		
		17. NON QI N/A	ML LEVEL			
and t <sub>AVET2</sub> ) which where recom changes are also noted herein SMD to ensure that the user d	two guaranteed by design mendations of the previous the timing able was updated to align emperature option is being the previous of the previs	17. NON QI N/A TE AND LEAD TIME) gn AC timing spe iously document the data from th info. gn the part availa	ecifications to both ed application note le app note in the c bility with the data	18. GIDEP NUMBER GB4-I-19-0002 the datasheet and SMD (t <sub>AVSK</sub> (AN-MEM-002). Datasheet latasheet and adds data to the in the DLA Standard Microcircuit		
Summary: This ADEPT adds and $t_{AVET2}$ ) which where recom changes are also noted herein SMD to ensure that the user d SMD 99607 drawing bulletin ta Cross-Reference. Also, the extended industrial to	two guaranteed by design mendations of the previous the timing able was updated to align emperature option is being the previous of the previs	17. NON QI N/A TE AND LEAD TIME) gn AC timing spe iously document the data from th info. gn the part availa	ecifications to both ed application note le app note in the c bility with the data	18. GIDEP NUMBER GB4-I-19-0002 the datasheet and SMD (t <sub>AVSK</sub> (AN-MEM-002). Datasheet latasheet and adds data to the in the DLA Standard Microcircuit		
Summary: This ADEPT adds and t <sub>AVET2</sub> ) which where recom changes are also noted herein SMD to ensure that the user d SMD 99607 drawing bulletin ta Cross-Reference. Also, the extended industrial to ordered. Last buy date for the	two guaranteed by design mendations of the previous . This change replaces oes not miss the timing able was updated to align emperature option is being se parts is May 10th, 20 Manufacturer	17. NON QI N/A TE AND LEAD TIME) gn AC timing spe iously document the data from th info. gn the part availa ing removed, lea 019.	ecifications to both ed application note le app note in the c bility with the data ving only MIL temp	18. GIDEP NUMBER GB4-I-19-0002 the datasheet and SMD (t <sub>AVSK</sub> (AN-MEM-002). Datasheet latasheet and adds data to the in the DLA Standard Microcircuit		
Summary: This ADEPT adds and t <sub>AVET2</sub> ) which where recom changes are also noted herein SMD to ensure that the user d SMD 99607 drawing bulletin ta Cross-Reference. Also, the extended industrial to ordered. Last buy date for the Product Name:	two guaranteed by design mendations of the previous of the pre	17. NON QI N/A TE AND LEAD TIME) gn AC timing spe iously document ithe data from th info. gn the part availa ing removed, lea 019.	ecifications to both ed application note he app note in the c bility with the data ving only MIL temp Device Type	18. GIDEP NUMBER GB4-I-19-0002 the datasheet and SMD (t <sub>AVSK</sub> (AN-MEM-002). Datasheet latasheet and adds data to the in the DLA Standard Microcircuit		

NOTE: THIS DOCUMENT IS PUBLISHED FOR INFORMATION PURPOSES AND MAY PROVIDE FORWARD LOOKING STATEMENTS THAT ARE SUBJECT TO CHANGE. THE USERS SHOULD CONTACT THEIR LOCAL CAES SALES OFFICE FOR ANY ACTIONABLE CONTENT DESCRIBED HEREIN.

20. ADEPT REPRESENTATIVE	21. SIGNATURE	22. DATE
Tim Meade	Timathy Mode	10/01/18

CAES

## Section 1: SMD changes

# TABLE 1A Electrical performance characteristics.

Test	Symbol	Test conditions -55°C < Tc < +125°C (Devices 01,03,05) -40°C < Tc < +125°C (Devices 02,04,06) +4.5 V < Vpd < +5.5 V	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
Functional test		See 4.4.1c, VIH = VDD -0.5V	7,8A,8B	All		<u>1/</u>	
Address valid to address valid skew time XX/	tavsk	See figures 4 and 5.	9,10,11	See above table		4	ns
		M,D,P,L	9	All	1/		
Addres <u>s</u> setup time for read (E – controlled) XX/	tavet2		9,10,11	See above table	-4		ns
		M,D,P,L	9	All		1/	

## Add parameters $t_{AVSK}$ and $t_{AVET2}$

## Add note 12 designation to $t_{AVAV}$ parameter

Read cycle time <u>6</u> /, <u>YY/</u>	tavav	See figures 4 and 5.		9,10,11	01,02	25	ns
					03,04,	20	
					05, 06		
			M,D,P,L	9	All	<u>1</u> /	
	i	1			04 00		1


Add two notes to Table 1A


<u>XX/</u> Guaranteed by design


 $\overline{YY/}$  Address changes prior to satisfying  $t_{AVAV}$  minimum is an invalid operation

## Add timing parameters to SRAM read cycle 1 and read cycle 2

SRAM read cycle 1: address access.







Note:  $\overline{G} \leq V_{IL}(max)$  and  $\overline{W} \geq V_{IH}$  (min).



## Section 2: Datasheet changes

#### Datasheet Add last sentences to the end of both paragraphs

#### READ CYCLE

A combination of  $\overline{W}$  greater than VIH (min) and  $\overline{E}$  less than VIL (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output. Read cycles initiate with the assertion of chip enable or any address input change while chip enable is asserted.

SRAM Read Cycle 1, the Address Access in figure 4a is initiated by a change in address inputs while the chip is enabled with  $\overline{G}$  asserted and  $\overline{W}$  deasserted. Valid data appears on data outputs DQ(7:0) after the specified tAVQV is satisfied. Outputs remain active throughout the entire cycle. As long as chip enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (tAVAV). Changing addresses prior to satisfying tAVAV minimum results in an invalid operation. Invalid read cycles will require reinitialization.

The single die devices will say "read cycles initiate with assertion of chip enable and address changes while chip enable is asserted". The MCM parts with multiple chip enables will say "read cycle initiates with the assertion of any chip enable and also address changes while any chip enable is asserted".

## AC Characteristics read cycle table Adding parameters t<sub>AVSK</sub> and t<sub>AVET2</sub> and two additional notes

#### AC CHARACTERISTICS READ CYCLE (Pre/Post-Radiation)\*

-55°C to +125°C for (C) screening and -40°C to +125°C for (W) screening ( $V_{DD} = 5.0V + 10\%$ )

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAVAV <sup>1,6</sup>	Read cycle time	20		ns
tAVSK <sup>5</sup>	Adress valid to address valid skew time		4	ns
tAVQV	Read access time		20	ns
tAXQX	Output hold time	3		ns
tGLQX	G-controlled Output Enable time	0		ns
tGLQV	G-controlled Output Enable time (Read Cycle 3)		10	ns
tGHQZ <sup>2</sup>	G-controlled output three-state time		10	ns
tETQX <sup>3</sup>	E-controlled Output Enable time	3		ns
tAVET2 <sup>5</sup>	Address setup time for read $\overline{(E-controlled)}$	-4		ns
tETQV <sup>3</sup>	E-controlled access time		20	ns
tEFQZ <sup>1,2,4</sup>	E-controlled output three-state time		10	ns


Notes: \* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Functional test.


Functional test.
 Three-state is defined as a 500mV change from steady-state output voltage.
 The ET (chip enable true) notation refers to the falling edge of En. SEU immunity does not affect the read parameters.
 The EF (chip enable false) notation refers to the rising edge of En. SEU immunity does not affect the read parameters.
 Guaranteed by design.

Address changes prior to satisfying tAVAV minimum is an invalid operation.

## SRAM Read cycle 1 and 2 Adding parameters tAVSK and tAVET2 to timing diagrams







Assumptions: 1.  $\overline{G} \leq V_{IL}$  (max) and  $\overline{W} \geq V_{IH}$  (min)

Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access

## **Ordering Information:**

- Remove device type 06 from SMD PN callout
- Remove (W) screening from UT PN callout