AEROSPACE DATA EXCHANGE PROGRAM TRANSMITTAL PRODUCT CHANGE NOTICE



1. TITLE		2. DOCUMENT NUMBER		
MICROCIRCUIT, DIGITAL, CMOS, RADIATION HARDENED, 32-BIT FAULT-TOLERANT V8/LEON 3FT PROCESSOR, MONOLITHIC SILICON		SPO-2013-PCN-0003		
		3. DATE (Year, Month, Date)		
		2013, February, 27		
4. MANUFACTURER NAME AND ADDRESS		5. MANUFACTURER POINT OF CONTACT NAME		
CAES		James Nagy		
4350 CENTENNIAL BOULEVARD		6. MANUFACTURER POINT OF CONTACT TELEPHONE		
COLORADO SPRINGS, COLORADO 80907-3486		719-594-8417		
		7. MANUFACTURER POINT OF CONTACT EMAIL		
		james.nagy@cobhamaes.com		
8. CAGE CODE	9. EFFECTIVE DATE	10. PRODUCT IDENTIFICATION CODE	11. BASE PART	
65342	May 28, 2009	WG07A	UT699	
12. BLANK		13. SMD NUMBER	14. DEVICE TYPE DESIGNATOR	
		5962-08228	01, 02	
		15. RHA LEVELS	16. QML LEVEL	
		R, F	Q, V	
		17. NON QML LEVEL	18. BLANK	
		E, P		

19. PRODUCT CHANGE

In reference to the corrective action listed in GIDEP GB4-P-13-02 and CAES ADEPT SPO-2013-PA-0002, CAES is working in coordination with DLA Land and Maritime to institute the following changes to the SMD reference in block 13 of this transmittal.

The changes described in this transmittal reflect the essence of the changes that will occur in the SMD. They do not dictate the precise form in which the SMD will represent the information.

Table IA (sheet 6)

ADDED:

For I_{DDCS} add RHA level 'F' SUBGROUP '1' with Max Limit of 20mA.

Note: The UT699 has always been tested to this limit. CAES inadvertently omitted the test limit in the initial SMD.

Table IA (sheet 12)

PREVIOUS:

Test	Symbol	Min	Max	Unit
PCI_RST active time after	t ₂₂	1		ms
power stable	<u>10</u> /			
PCI_RST active time after	t ₂₃	100		us
PCI_CLK stable	<u>10</u> /			
PCI_RST active to output	t ₂₄		40	ns
float delay	<u>10</u> /			

CONTINUED ON NEXT SHEET

19. PRODUCT CHANGE CONTINUED

CORRECTED:

Test	Symbol	Min	Max	Unit
PCI_CLK ↑ to RESET	t ₂₂	10		PCI clocks
deassertion	<u>10</u> /			
PCI_CLK ↑ to PCI_RST	t _{23a}	10		PCI clocks
deassertion	<u>10</u> /			
PCI_RST assertion to	t _{23b}	10		PCI clocks
PCI_CLK idle	<u>10</u> /			
PCI_RST assertion to output	t ₂₄		40	ns
high-Z	<u>10</u> /			
(PCI_A <u>D[</u> 31:0],				
PCI_C/BE[3:0], PCI_PAR,				
PCI_FRAME, PCI_IRDY,				
PCI_TDRY,				
PCI_STOP, and				
PCI_DEVSEL)				

Figure 13 (sheet 30)

PREVIOUS:



PCI RESET TIMING DIAGRAM

CORRECTED:



SYSTEM AND PCI RESET TIMING DIAGRAM

CONTINUED ON NEXT SHEET

REVISON DATE: 2/27/2013

Figure 14 (sheet 30)
ADDED:
SYSCLK MAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
RESET
SYSTEM RESET TIMING WHEN PCI IS NOT USED
20. DISPOSITIONARY RECOMMENDATION: CHECK & CONTACT REMOVE & CORRECT & CORREC
21. ADEPT REPRESENTATIVE 22. SIGNATURE 23. DATE
Timothy L. Meade Image: Construction of the second secon