## UT54ACS373/UT54ACTS373

#### Features

- 8 latches in a single package
- Three-state bus-driving true outputs
- Full parallel access for loading
- 1.2µ CMOS
  - Latch up immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
  - 20-pin DIP
  - 20-lead flatpack
- UT54ACS373 SMD 5962-96588
- UT54ACTS373 SMD 5962-96589

#### Description

The UT54ACS373 and the UT54ACTS373 are 8-bit latches with three-state outputs designed for driving highly capacitive or relatively low-impedance loads. The device is suitable for buffer registers, I/O ports, and bidirectional bus drivers.

The eight latches are transparent D latches. While the enable(C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

An output-control input ( $\overline{OC}$ ) places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The high-impedance third state and increased drive provide the capability to drive the bus line in a bus-organized system without need for interface or pull-up components.

The output control  $\overline{OC}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The devices are characterized over full military temperature range of -55°C to +125°C.

### **Function Table**

Inputs			Outputs
OC	С	nD	nQ
L	Н	Н	Н
L	Н	L	L
L	L	Х	nQ₀
Н	Х	Х	Z <sup>1</sup>

#### Note:


1) Data may be latched internally.







## UT54ACS373/UT54ACTS373

#### **Pinouts**





## Logic Symbol




Note:

1) Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# UT54ACS373/UT54ACTS373

#### Logic Diagram



### **Operational Environment**<sup>1</sup>

Parameter	Limit	Units
Total Dose	1.0E6	rads (Si)
SEU Threshold <sup>2</sup>	80	MeV-cm <sup>2</sup> /mg
SEL Threshold	120	MeV-cm <sup>2</sup> /mg
Neutron Fluence	1.0E14	n/cm <sup>2</sup>

#### Notes:

1) Logic will not latchup during radiation exposure within the limits defined in the table.

2) Device storage elements are immune to SEU affects.

### **Absolute Maximum Ratings**

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	-0.3 to 7.0	V
V <sub>I/O</sub>	Voltage any pin	3 to V <sub>DD</sub> +.3	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
Tı	Maximum junction temperature	+175	°C
T <sub>LS</sub>	Lead temperature (soldering 5 seconds)	+300	°C
θ <sub>JC</sub>	Thermal resistance junction to case	20	°C/W
$I_{I}$	DC input current	±10	mA
PD	Maximum power dissipation	1	W

Note:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**



# UT54ACS373/UT54ACTS373

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
Tc	Temperature range	-55 to + 125	×C

### DC Electrical Characteristics <sup>7</sup>

( $V_{DD}$  = 5.0V±10%;  $V_{SS}$  = 0V<sup>6</sup>, -55°C < T<sub>C</sub> < +125°C); unless otherwise noted, Tc is per the temperature range ordered.

Symbol	Parameter	Condition	MIN	MAX	Unit
V <sub>IL</sub>	Low-level input voltage <sup>1</sup> ACTS ACS			0.8 .3V <sub>DD</sub>	V
$V_{\mathrm{IH}}$	High-level input voltage <sup>1</sup> ACTS ACS		.5V <sub>DD</sub> .7V <sub>DD</sub>		v
$\mathbf{I}_{IN}$	Input leakage current ACTS/ACS	$V_{IN} = V_{DD} \text{ or } V_{SS}$	-1	1	μA
V <sub>OL</sub>	Low-level output voltage <sup>3</sup> ACTS ACS	$I_{OL} = 8.0 \text{mA}$ $I_{OL} = 100 \mu \text{A}$		0.40 0.25	v
V <sub>OH</sub>	High-level output voltage <sup>3</sup> ACTS ACS	$I_{OH} = -8.0 \text{mA}$ $I_{OH} = -100 \mu\text{A}$	.7V <sub>DD</sub> V <sub>DD</sub> - 0.25		V
I <sub>OZ</sub>	Three-state output leakage current	$V_{O} = V_{DD}$ and $V_{SS}$	-20	20	μA
I <sub>OS</sub>	Short-circuit output current <sup>2,4</sup> ACTS/ACS	$V_{O} = V_{DD}$ and $V_{SS}$	-200	200	mA
I <sub>OL</sub>	Output current <sup>10</sup> (Sink)		8		mA
I <sub>OH</sub>	Output current <sup>10</sup> (Source)		-8		mA
P <sub>total</sub>	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50 pF$		1.9	mW/ MHz
$\mathbf{I}_{DDQ}$	Quiescent Supply Current	V <sub>DD</sub> = 5.5V		10	μA
$\Delta_{I_{DDQ}}$	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
$C_{IN}$	Input capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF
COUT	Output capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF



# UT54ACS373/UT54ACTS373

#### Notes:

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH} (min) + 20\%$ , 0%;  $V_{IL} = V_{IL} (max) + 0\%$ , 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH} (min)$  and  $V_{IL} (max)$ .
- 2) Supplied as a design limit but not guaranteed or tested.
- Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) All specifications valid for radiation dose  $\leq$  1E6 rads (Si).
- 8) Power does not include power contribution of any TTL output sink current.
- 9) Power dissipation specified per switching output.
- 10) This value is guaranteed based on characterization data, but not tested.

### AC Electrical Characteristics<sup>2</sup>

( $V_{DD}$  = 5.0V ±10%;  $V_{SS}$  = 0V<sup>6</sup>, -55°C< T<sub>C</sub> < +125°C); unless otherwise noted, Tc is per the temperature range ordered.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>PLH</sub>	Data to Qn	1	14	ns
t <sub>PHL</sub>	Data to Qn	1	16	ns
t <sub>PLH</sub>	C↑ to Qn	1	16	ns
t <sub>PHL</sub>	C↑ to Qn	1	18	ns
t <sub>PZL</sub>	OC low to Qn	1	14	ns
t <sub>PZH</sub>	OC low to Qn	1	14	ns
t <sub>PLZ</sub>	OC high to Qn three-state	1	14	ns
t <sub>PHZ</sub>	OC high to Qn three-state	1	14	ns
f <sub>MAX</sub>	Maximum clock frequency		71	MHz
t <sub>su</sub>	Data setup time before C $\downarrow$	5		ns
tн	Data hold time after C $\downarrow$	4		ns
t <sub>w</sub>	Minimum pulse width C high	7		ns

#### Notes:


1) Maximum allowable relative shift equals 50mV.

2) All specifications valid for radiation dose ≤1E6 rads (Si)



## UT54ACS373/UT54ACTS373

## Packaging






## UT54ACS373/UT54ACTS373

Side-Brazed Packages

#### **Flatpack Packages**






PKG CONFIG -03

-04

-05

## UT54ACS373/UT54ACTS373





#### Notes:

- 1) Lead finish (A, C, or X) must be specified.
- If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation Hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads (Si) or 1E6 rads (Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads (Si), 3E5 rads (Si), and 5E5 rads (Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



# UT54ACS373/UT54ACTS373

### Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet <b>is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

