UT54ACS244/UT54ACTS244

Features

- Three-state outputs drive bus lines or buffer memory address registers
- 1.2μ CMOS
 - Latchup immune
- · High speed
- Low power consumption
- Single 5 volt supply
- · Available QML Q or V processes
- Flexible package
 - 20-pin DIP
 - 20-lead flatpack
- UT54ACS244 SMD 5962-96570
- UT54ACTS244 SMD 5962-96571

Description


The UT54ACS244 and the UT54ACTS244 are non-inverting octal buffer and line drivers which improve the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The devices are characterized over full military temperature range of -55°C to +125°C.

Function Table

Inputs		Output
1G, 2G	A	Υ
L	L	L
L	Н	Н
Н	X	Z

Logic Symbol




Note:




UT54ACS244/UT54ACTS244

1) Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pinouts








Logic Diagram





Operational Environment ¹

Parameter	Limit	Units		
Total Dose	1.0E6	rads(Si)		
SEU Threshold ²	80	MeV-cm ² /mg		
SEL Threshold	120	MeV-cm ² /mg		
Neutron Fluence	1.0E14	n/cm²		

Notes:

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

Absolute Maximum Ratings

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	-0.3 to 7.0	V
$V_{\rm I/O}$	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
ΘJС	Thermal resistance junction to case	20	°C/W
$I_{\rm I}$	DC input current	±10	mA
P_D	Maximum power dissipation	1	W

Note:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



UT54ACS244/UT54ACTS244

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	4.5 to 5.5	V
$V_{\rm IN}$	Input voltage any pin	0 to V_{DD}	V
T _C	Temperature range	-55 to + 125	°C

DC Electrical Characteristics 7

(V_{DD} = 5.0V ±10%; V_{SS} = 0V 6 , -55°C < T_C < +125°C); Unless otherwise noted, T_C is per the temperature range ordered.

Symbol	Parameter	Condition	MIN	MAX	Unit
V_{IL}	Low-level input voltage ¹ ACTS ACS			0.8 .3V _{DD}	V
V_{IH}	High-level input voltage ¹ ACTS ACS		.5V _{DD} .7V _{DD}		V
${ m I}_{ m IN}$	Input leakage current ACTS/ACS	$V_{IN} = V_{DD}$ or V_{SS}	-1	1	μА
V _{OL}	Low-level output voltage ³ ACTS ACS	$I_{\text{OL}} = 12.0 \text{mA}$ $I_{\text{OL}} = 100 \mu \text{A}$		0.40 0.25	V
V _{OH}	High-level output voltage ³ ACTS ACS	$I_{OH}=$ -12.0mA $I_{OH}=$ -100 μ A	.7V _{DD} V _{DD} - 0.25		V
${ m I}_{ m OL}$	Output current ¹⁰ (Sink)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$	12		mA
${ m I}_{\sf OH}$	Output current ¹⁰ (Source)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-12		mA
I_{OZ}	Three-state output leakage current	$V_{O} = V_{DD}$ and V_{SS}	-30	30	μА
I _{OS}	Short-circuit output current ^{2, 4} ACTS/ACS	$V_{O} = V_{DD}$ and V_{SS}	-300	300	mA
P _{total}	Power dissipation ^{2, 8, 9}	C _L = 50pF		2.0	mW/ MHz
I_{DDQ}	Quiescent Supply Current	$V_{DD} = 5.5V$		10	μΑ
$\Delta { m I}_{ m DDQ}$	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
C_{IN}	Input capacitance ⁵	f = 1MHz @ 0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz @ 0V		15	pF

Notes:



UT54ACS244/UT54ACTS244

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and Vss at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) All specifications valid for radiation dose ≤ 1E6 rads(Si).
- 8) Power does not include power contribution of any TTL output sink current.
- 9) Power dissipation specified per switching output.
- 10) This value is guaranteed based on characterization data, but not tested.

AC Electrical Characteristics ²

 $(V_{DD} = 5.0V \pm 10\%; V_{SS} = 0V^6, -55^{\circ}C < T_C < +125^{\circ}C);$ Unless otherwise noted, Tc is per the temperature range ordered.

Symbol	Parameter	Minimum	Maximum	Unit
t_{PLH}	Input to Yn	1	11	ns
t _{PHL}	Input to Yn	1	11	ns
t _{PZL}	G low to Yn active	2	12	ns
t _{PZH}	G low to Yn active	2	12	ns
t _{PLZ}	G high to Yn three-state	2	12	ns
t _{PHZ}	G high to Yn three-state	2	12	ns


Notes:

- 1) Maximum allowable relative shift equals 50mV.
- 2) All specifications valid for radiation dose ≤ 1E6 rads(Si).




Packaging

Side-Brazed Packages




Flatpack Packages





UT54ACS244/UT54ACTS244: SMD



Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Datasheet Definitions

	DEFINITION		
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change. Specifications can be TBD and the part package and pinout are not final .		
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.		
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.		

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

