8-Bit Shift Registers

UT54ACS164E/UT54ACTS164E

Features


- AND-gated (enable/disable) serial inputs
- · Fully buffered clock and serial inputs
- · Direct clear
- 0.6µm CRH CMOS Process
 - Latchup immune
- · High speed
- Low power consumption
- Wide operating power supply from 3.0V to 5.5V
- Available QML Q or V processes
- 14-lead flatpack
- UT54ACS164E SMD 5962-96556
- UT54ACT164E SMD 5962-96557

Description

The UT54ACS164E and the UT54ACTS164E are 8-bit shift registers which feature AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either input inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high-level at both serial inputs sets the first flip-flop to the high level at the next clock pulse. Data at the serial inputs may be changed while the clock is high or low, providing the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input.

The devices are characterized over the full HiRel temperature range of -55°C to +125°C.

Pinout



14-Lead Flatpack Top View




Function Table

Inputs					Output
CLR	CLK	A	В	Q A	Q в Q н
L	Х	Х	Х	L	L L
Н	L	Х	Х	Q_{A0}	Q _{B0} Q _{HO}
Н	1	Н	Н	Н	$Q_{An} \ \dots \ Q_{Gn}$
Н	1	L	Х	L	$Q_{An}\\ Q_{Gn}$
Н	<u></u>	X	L	L	$Q_{An}\ \dots\ Q_{Gn}$

Notes:

- 1) Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B or Q_H, respectively, before the indicated steady-state input conditions were established.
- 2) Q_{An} and Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition of the clock; indicates a one-bit shift.


Logic Symbol



Note:

1) Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Logic Diagram





Operational Environment 1

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

Absolute Maximum Ratings

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
Tı	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θ_{JC}	Thermal resistance junction to case	15.0	°C/W
I _I	DC input current	±10	mA
P _D	Maximum power dissipation	1	W

Note:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	3.0 to 5.5	V
V_{IN}	Input voltage any pin	0 to V_{DD}	V
T _C	Temperature range	-55 to + 125	°C



DC Electrical Characteristics for the UT54ACS164E ⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter		Condition	VDD	MIN	MAX	Unit
V _{IL}	Low lovel input veltae	70.1		3.0V		0.9	V
VIL	Low-level input voltage ¹			5.5V		1.65	\ \ \
V_{IH}	High-level input volta	ge 1		3.0V	2.1		V
VIH	Trigit-level input voita	ge		5.5V	3.85		V
${ m I_{IN}}$	Input leakage current	t	$V_{IN} = V_{DD}$ or V_{SS}	5.5V	-1	1	μА
V _{OL}	Low-level output volt	age 3	$I_{OL} = 100 \mu A$	3.0V		0.25	V
VOL	Low-level output void	age	10L – 100μΑ	4.5V		0.25	\ \ \
V _{OH}	High-level output volt	-ago ³	I _{OH} = -100μA	3.0V	2.75		V
VOH	riigri-ievei output voii	.age	10Η – -100μΑ	4.5V	4.25]
I _{OS}	Short-circuit output c	surront 2, 4	$V_{O} = V_{DD}$ and V_{SS}	3.0V	-100	100	- mA
105	Short-circuit output C	urrent ,		5.5V	-200	200	
I_{OL}	Low level output curr	ont ⁹	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$	3.0V	6		- mA
TOL	Low level output curr	enc		5.5V	8		
${ m I}_{\sf OH}$	High level output current 9 $V_{IN} = V_{DD}$ or V_{SD}	$V_{IN} = V_{DD}$ or V_{SS}	3.0V		-6	mA	
1 OH	Trigit level output curi	rent	$V_{OH} = VDD-0.4V$	5.5V		-8	ША
P _{total}	Power dissipation ^{2, 8}		$C_L = 50pF$	5.5V		1.9	mW/MHz
Ftotal	rowei dissipation		CL = 30pi	3.0V		0.76	11100/111112
		Pre-Rad All Device Types		5.5V		10	
${ m I}_{ m DDQ}$	Quiescent Supply Current	Post-rad Device Type - 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$	5.5V		50	μА
		Post-Rad Device Type - 02		5.5V		130	
C _{IN}	Input capacitance 5		f = 1MHz	0V		15	pF
C _{OUT}	Output capacitance 5		f = 1MHz	0V		15	pF

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, -0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and Vss at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8) Power dissipation specified per switching output.
- 9) This value is guaranteed based on characterization data, but not tested.



AC Electrical Characteristics for the UT54ACS164E ²

 $(V_{DD} = 3.0 \text{V to } 5.5 \text{V}; V_{SS} = 0 \text{V}^{-1}, -55 \text{°C} < T_{C} < +125 \text{°C})$

Symbol	Parameter	Condition	$V_{ extsf{DD}}$	Minimum	Maximum	Unit	
		$C_L = 30pF$	3.0V & 3.6V	4	21	nc	
t _{PHL1}	CLK to Qn	CL = 30pr	4.5V & 5.5V	4	17	ns	
PHL1	CLK to QII	$C_L = 50pF$	3.0V & 3.6V	4	25	nc	
		CL — 30pr	4.5V & 5.5V	4	21	ns	
		$C_L = 30pF$	3.0V & 3.6V	2	18	ns	
t	CLK to Qn	CL – 30pr	4.5V & 5.5V	2	14	115	
t _{PLH1}	CLK to QII	$C_L = 50pF$	3.0V & 3.6V	2	22	ns	
		CL = 50pr	4.5V & 5.5V	2	18	115	
	CLR to Qn	$C_L = 30pF$	3.0V & 3.6V	5	21	ns	
t _{PHL2}			4.5V & 5.5V	5	17		
CPHL2		C _L = 50pF	3.0V & 3.6V	5	25	ns	
			4.5V & 5.5V	5	21		
f_{MAX}	Maximum clock frequency	$C_L = 50pF$	3.0V, 4.5V, and 5.5V		83	MHz	
t _{SU1}	Data setup time before CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	4		ns	
t _{SU2}	CLR inactive Setup time before CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	4		ns	
t _H ³	Data hold time after CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	2		ns	
tw	Minimum pulse width CLR low CLK high CLK low	C _L = 50pF	3.0V, 4.5V, and 5.5V	6		ns	

- 1) Maximum allowable relative shift equals 50mV.
- 2) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 3) Based on characterization, hold time (t_H) of 0ns can be assumed if data setup time (t_{SU1}) is ≥10ns. This is guaranteed, but not tested.

DC Electrical Characteristics for the UT54ACTS164E 7

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter		Condition	VDD	MIN	MAX	Unit
V_{IL}	Love lovel in	nut voltage 1		3.0V		0.8	V
V IL	Low-level in	put voltage ¹		5.5V		0.8]
V_{IH}	High-level in	nput voltage 1		3.0V	2.0		V
VIH	T light-level ii	ipat voltage		5.5V	2.75		V
\mathbf{I}_{IN}	Input leakag	ge current	$V_{IN} = V_{DD} \text{ or } V_{SS}$	5.5V	-1	1	μΑ
V _{OL}	Low-level or	ıtput voltage ³	$I_{OL} = 6mA$	3.0V		0.4	V
VOL	Low-level of	itput voitage	$I_{OL} = 8mA$	4.5V		0.4	V
V _{OH}	High lovel o	utput voltage ³	$I_{OL} = -6mA$	3.0V	2.4		V
V OH	riigii-level o	utput voltage	$I_{OL} = -8mA$	4.5V	3.15		V
I _{os}	Short-circuit	output current ^{2, 4}	$V_{O} = V_{DD}$ and V_{SS}	3.0V	-100	100	
+os	Siloi t-circuit	. output current	VO - VDD and VSS	5.5V	-200	200	- mA
${ m I}_{ m OL}$	Low lovel or	itput current ¹⁰	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$	3.0V	6		mA
IOL	LOW level of	itput current		5.5V	8		
${ m I}_{\sf OH}$	High level of	utput current 10	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = VDD-0.4V$	3.0V		-6	- mA
IOH	Tilgit level of	utput current		5.5V		-8	
P _{total}	Power dissign	nation 2, 8, 9	C _L = 50pF	5.5V		1.9	mW/MHz
Ptotal	Power dissip	oduon =/ ^{9/ 9}		3.0V		0.76	111100/141112
		Pre-Rad All Device Types				10	
${ m I}_{ m DDQ}$	Device Type - U3	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$	5.5V		50	μΑ	
	Current	Post-Rad Device Type - 02		5.5V		130	
$\Delta I_{ extsf{DDQ}}$	Quiescent Supply Current Delta		$\begin{aligned} & \text{For input under test} \\ & V_{IN} = V_{DD} - 2.1V \\ & \text{For all other inputs} \\ & V_{IN} = V_{DD} \text{ or } V_{SS} \end{aligned}$	5.5V		1.6	mA
C_{IN}	Input capac	itance ⁵	f = 1MHz	0V		15	pF
C _{OUT}	Output capa	citance ⁵	f = 1MHz	0V		15	pF

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, -0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.



- 7) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8) Power does not include power contribution of any TTL output sink current
- 9) Power dissipation specified per switching output.
- 10) This value is guaranteed based on characterization data, but not tested.

AC Electrical Characteristics for the UT54ACTS164E ²

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^1; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter	Condition	V _{DD}	Minimum	Maximum	Unit
	CLK to Qn	$C_L = 30pF$	3.0V & 3.6V	4	21	ns
t _{PHL1}		CL = 30pi	4.5V & 5.5V	4	17	115
PHL1	CLK to QII	$C_L = 50pF$	3.0V & 3.6V	4	25	ns
		CL – 20PF	4.5V & 5.5V	4	21	115
		$C_L = 30pF$	3.0V & 3.6V	2	18	ns
+	CLK to Qn	CL – 30PF	4.5V & 5.5V	2	14	115
t _{PLH1}	CLK to QII	$C_L = 50pF$	3.0V & 3.6V	2	22	ns
		CL – 30PF	4.5V & 5.5V	2	18	115
		$C_L = 30pF$	3.0V & 3.6V	5	21	ns
+	CLR to Qn		4.5V & 5.5V	5	17	
t _{PHL2}		$C_L = 50pF$	3.0V & 3.6V	5	25	ns
			4.5V & 5.5V	5	21	
f _{MAX}	Maximum clock frequency	$C_L = 50pF$	3.0V, 4.5V, and 5.5V		83	MHz
t _{SU1}	Data setup time before CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	4		ns
t _{SU2}	CLR inactive setup time before CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	4		ns
t _H ³	Data hold time after CLK ↑	$C_L = 50pF$	3.0V, 4.5V, and 5.5V	2		ns
t _w	Minimum pulse width CLR low CLK high CLK low	C _L = 50pF	3.0V, 4.5V, and 5.5V	6		ns

- 1) Maximum allowable relative shift equals 50mV.
- 2) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 3) Based on characterization, hold time (t_H) of 0ns can be assumed if data setup time (t_{SU1}) is ≥ 10 ns. This is guaranteed, but not tested.



Packaging





Figure 1. 14-lead Flatpack

- 1) All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 2) The lid is electrically connected to V_{SS}.
- 3) Lead finishes are in accordance with MIL-PRF-38535.
- 4) Dimension symbol is in accordance with MIL-PRF-38533.
- 5) Lead position and colanarity are not measured.



Ordering Information: UT54ACS164E/UT54ACTS164E: SMD



Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Datasheet Revision History

Revision Date	Description of Change	Author
10-17	Page 4 and 6 edited IDDQ Applied new CAES Data Sheet template to the document.	RT
1-18	Updates to reflect current SMD	RT



8-Bit Shift Registers

UT54ACS164E/UT54ACTS164E

Datasheet Definitions

	DEFINITION				
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change. Specifications can be TBD and the part package and pinout are not final .				
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.				
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.				

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

