

UT54ACS132E

Features


- 0.6µm CRH CMOS process
 - Latchup immune
- High speed
- Low power consumption
- Wide operating power supply from 3.0V to 5.5V
- Available QML Q or V processes
- 14-lead flatpack

Description

The UT54ACS132 is a quadruple 2-input NAND gate with Schmitt Trigger input levels. A high applied on both the inputs forces the output to a low state.

The devices are characterized over the full HiRel temperature range of -55°C to +125°C.

Logic Symbol



Note:


1) Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

Function Table

Inputs		Output
An	Bn	Yn
L	L	H
L	H	H
H	L	H
H	H	L


UT54ACS132E

Pinout



14-Lead Flatpack
Top View

Logic Diagram



Operational Environment¹

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

UT54ACS132E

Absolute Maximum Ratings

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	-0.3 to 7.0	V
$V_{I/O}$	Voltage any pin	-.3 to $V_{DD} + .3$	V
T_{STG}	Storage Temperature range	-65 to +150	°C
T_J	Maximum junction temperature	+175	°C
T_{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θ_{JC}	Thermal resistance junction to case	20	°C/W
I_I	DC input current	±10	mA
P_D	Maximum power dissipation	1	W

Note:

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	3.0 to 5.5	V
V_{IN}	Input voltage any pin	0 to V_{DD}	V
T_C	Temperature range	-55 to +125	°C

Quadruple 2-Input NAND Schmitt Triggers

UT54ACS132E

DC Electrical Characteristics for the UT54ACS132E⁷

(V_{DD}= 3.0V to 5.5V; V_{SS}= 0V⁶; -55°C < T_c < +125°C)

Symbol	Description	Condition	VDD	MIN	MAX	Unit
V _{T+}	Schmitt trigger positive-going threshold ¹		3.0V		2.1	V
			5.5V		3.85	
V _{T-}	Schmitt trigger negative-going threshold ¹		3.0V	0.9		V
			5.5V	1.65		
V _H	Hysteresis ² (V _{T+} - V _{T-})		3.0V	0.3	1.2	V
			4.5V	.6	1.5	
I _{IN}	Input leakage current	V _{IN} = V _{DD} or V _{SS}	5.5V	-1	1	μA
V _{OL}	Low-level output voltage ³	I _{OL} = 100μA	3.0V		0.25	V
			4.5V		0.25	
V _{OH}	High-level output voltage ³	I _{OH} = -100μA	3.0V	2.75		V
			4.5V	4.25		
I _{OS}	Short-circuit output current ^{2, 4}	V _O = V _{DD} and V _{SS}	3.0V	-100	100	mA
			5.5V	-200	200	
I _{OL}	Low level output current ⁹	V _{IN} = V _{DD} or V _{SS} V _{OL} = 0.4V	3.0V	6		mA
			5.5V	8		
I _{OH}	High level output current ⁹	V _{IN} = V _{DD} or V _{SS} V _{OH} = V _{DD} -0.4V	3.0V		-6	mA
			5.5V		-8	
P _{total}	Power dissipation ^{2, 8}	C _L = 50pF	5.5V		1.9	mW/ MHz
			3.0V		0.76	
I _{DDQ}	Quiescent Supply Current	V _{IN} = V _{DD} or V _{SS}	5.5V		10	μA
C _{IN}	Input capacitance ⁵	f = 1MHz	0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz	0V		15	pF

Notes:

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V_{IH} = V_{IH}(min) + 20%, - 0%; V_{IL} = V_{IL}(max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V_{IH}(min) and V_{IL}(max).
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) All specifications valid for radiation dose ≤ 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.
- 8) Power dissipation specified per switching output.
- 9) This value is guaranteed based on characterization data, but not tested.

Quadruple 2-Input NAND Schmitt Triggers

UT54ACS132E

AC Electrical Characteristics for the UT54ACS132E² $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^1, -55^\circ\text{C} < T_c < +125^\circ\text{C})$

Symbol	Parameter		V_{DD}	Minimum	Maximum	Unit
t_{PHL}	Input to Y_n	$C_L = 30\text{pF}$	3.0V to 3.6V	2	12	ns
			4.5V to 5.5V	2	8	
		$C_L = 50\text{pF}$	3.0V to 3.6V	2	16	ns
			4.5V to 5.5V	2	12	
t_{PLH}	Input to Y_n	$C_L = 30\text{pF}$	3.0V to 3.6V	2	15	ns
			4.5V to 5.5V	2	11	
		$C_L = 50\text{pF}$	3.0V to 3.6V	2	19	ns
			4.5V to 5.5V	2	15	


Notes:

- 1) Maximum allowable relative shift equals 50mV.
- 2) All specifications valid for radiation dose $\leq 1E6$ rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.

Quadruple 2-Input NAND Schmitt Triggers

UT54ACS132E

Packaging



PKG CONFIG	LEAD COUNT	MIL-STD 1835 DWG CONF B	DIMENSION SYMBOLS												
			A	b	c	D	E	E1	E2	E3	e	k	L	Q	S1
-03	14	F-2A	0.115 0.045	0.022 0.015	0.009 0.004	0.390 -----	0.260 0.235	0.290 -----	----- 0.130	----- 0.030	0.050 BSC	0.015 0.008	0.370 0.270	0.045 0.026	----- 0.005
-04	16	F-5A	0.115 0.045	0.022 0.015	0.009 0.004	0.440 -----	0.285 0.245	0.315 -----	----- 0.130	----- 0.030	0.050 BSC	0.015 0.008	0.370 0.250	0.045 0.026	----- 0.005
-05	20	F-9A	0.115 0.045	0.022 0.015	0.009 0.004	0.540 -----	0.300 0.245	0.330 -----	----- 0.130	----- 0.030	0.050 BSC	0.015 0.008	0.370 0.250	0.045 0.026	----- 0.000

Quadruple 2-Input NAND Schmitt Triggers

UT54ACS132E

Ordering Information: UT54ACS132E: SMD

5962	*	*****	**	*	*	*	
							Lead Finish: (Notes 1 & 2) A = Solder C = Gold X = Optional
							Package Type: X = 14-lead ceramic bottom-brazed dual-in-line Flatpack
							Class Designator: Q = QML Class Q V = QML Class V
							Device Type: 02 = 1 rad(Si)/sec 03 = 50 to 300 rads(Si/Sec)
							Drawing Number: 96542 = UT54ACS132E
							Total Dose: (Note 3 & 4) R = 1E5 rads(Si) F = 3E5 rads(Si) G = 5E5 rads(Si) H = 1E6 rads(Si)

Notes:

- 1) Lead finish (A, C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

UT54ACS132E

Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.