

TRONTGRADE DATASHEET UT54ACS08E/UT54ACTS08E

Quadruple 2-Input AND Gates

1/15/2018 Version #: 1.0



Features

- 0.6µm CRH CMOS Process
 - > Latchup immune
- · High speed
- · Low power consumption
- Wide power supply operating range of 3.0V to 5.5V
- · Available QML Q or V processes
- 14-lead flatpack
- UT54ACS08E-SMD-5962-96518
- UT54ACTS08E-SMD-5962-96519


Description

The UT54ACS08E and UT54ACTS08E are quadruple two-input AND gates. The circuits perform the Boolean functions $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic. The devices are characterized over full HiRel temperature range of - 55°C to +125°C.

Function Table

Inp	Output	
А	В	Υ
Н	Н	Н
L	X	L
X	L	L

Logic Symbol



Note:

1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.



Pinout





Figure 1: 14-Pin Flatpack
Top View

Logic Diagram



Operational Environment¹

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Device storage elements are immune to SEU affects.



Absolute Maximum Ratings¹

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
TJ	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θ _{JC}	Thermal resistance junction to case	15.5 (ACS) 15.0 (ACTS)	°C/W
I _I	DC input current	±10	mA
P_D^2	Maximum package power dissipation permitted @ T _C =125°C	3.2	W

Notes:

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Per MIL-STD-883, method 1012.1, Section 3.4.1, $P_D = (T_{J(max)} T_{C(max)}) / \theta_{JC}$

Recommended Operating Conditions

Symbol	Description	Limits	Units
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to +125	°C



DC Electrical Characteristics for the UT54ACS08E⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Des	scription	Condition	MIN	MAX	Unit
V _{IL}	Low-level input vo	oltage ¹	V _{DD} from 3.0V to 5.5V		0.3 V _{DD}	V
V_{IH}	High-level input v	oltage ¹	V _{DD} from 3.0V to 5.5V	0.7 V _{DD}		V
I _{IN}	Input leakage cur	rent	$V_{IN} = V_{DD}$ or V_{SS}	-1	1	μΑ
V_{OL}	Low-level output	voltage ³	$I_{OL} = 100 \mu A$ V_{DD} from 3.0V to 5.5V		0.25	V
V _{OH}	High-level output	voltage ³	I _{OH} = -100μA V _{DD} from 3.0V to 5.5V	V _{DD} - 0.25		V
I _{OS1}	Short-circuit outp	ut current ^{2,4}	$V_O = V_{DD}$ and V_{SS} , V_{DD} from 4.5V to 5.5V	-200	200	mA
I _{OS2}	Short-circuit outp	ut current ^{2,4}	$V_O = V_{DD}$ and V_{SS} , V_{DD} from 3.0V to 3.6V	-100	100	mA
I _{OL1}	Low level output	current (sink) ⁹	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 4.5V to 5.5V	8		mA
I _{OL2}	Low level output	current (sink) ⁹	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 3.0V to 3.6V	6		mA
I _{OH1}	High level output current (source) ⁹		$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 4.5V to 5.5V	-8		mA
I _{OH2}	High level output current (source)9		$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 3.0V to 3.6V	-6		mA
P _{total1}	Power dissipation	2,8	C _L = 50pF, V _{DD} = 4.5V to 5.5V		1	mW/ MHz
P _{total2}	Power dissipation	2,8	C _L = 50pF, V _{DD} = 3.0V to 3.6V		0.5	mW/ MHz
		Pre-Rad All Device Types			10	
DDQ	Quiescent Supply Current	Post-Rad Device Type — 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$		50	μΑ
		Post-Rad Device Type — 02			130	
C _{IN}	Input capacitance	5	$f = 1 \text{MHz V}_{\text{DD}} = 0 \text{V}$		15	pF
Соит	Output capacitance ⁵		$f = 1 MHz V_{DD} = 0 V$		15	pF



Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8. Power dissipation specified per switching output.
- 9. Guaranteed by characterization, but not tested.

AC Electrical Characteristics for The UT54ACS08E²

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^1, -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Parameter		V_{DD}	Minimum	Maximum	Unit
+	Input to Yn	C = FOnE	3.0V to 3.6V	2	15	ns
t _{PLH}		C _L = 50pF 4.5V to 5.5V	4.5V to 5.5V	1	9	ns
	In a set to Va	6 50-	3.0V to 3.6V	2	19	ns
t _{PHL}	Input to Yn	C _L = 50p	4.5V to 5.5V	1	9	ns

- 1. Maximum allowable relative shift equals 50mV.
- 2. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



DC Electrical Characteristics for the UT54ACTS08E⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Des	cription	Condition	V_{DD}	MIN	MAX	Unit
M	Low-level input v	voltage1		3.0V		0.8	V
V _{IL}	Low-level input v	voitage*		5.5V		0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{IH}	High-level input voltage ¹			3.0V	2.0		V
VIH	Tilgit level iliput	Voltage		5.5V	2.75		ļ •
I _{IN}	Input leakage cu	rrent	$V_{IN} = V_{DD}$ or V_{SS}	5.5V	-1	1	μΑ
V _{OL}	Low-level output	: voltage ³	I _{OL} = 6mA	3.0V		0.4	V
			I _{OL} = 8mA	4.5V		0.4	V
V _{OH}	High-level outpu	t voltage 3	I _{OH} = -6mA	3.0V	2.4		V
	0		I _{OH} = -8mA	4.5V	3.15		V
L	Short circuit out	out current2.4	$V_O = V_{DD}$ and V_{SS}	3.0V	-100	100	mA
IOS	Short-circuit outp	put current-	V _O = V _{DD} and V _{SS}	5.5V	-200	200	IIIA
	I am land a dent		$V_{IN} = V_{DD}$ or V_{SS}	3.0V	6		
I _{OL}	Low level output	V _{OL} = 0.4V	V _{OL} = 0.4V	5.5V	8		mA
			$V_{IN} = V_{DD}$ or V_{SS}	3.0V	-6		mA
I _{OH}	High level output	gh level output current	$V_{OH} = V_{DD}-0.4V$	5.5V	-8		
			0 50 5	5.5V		1.8	mW/
P _{total}	Power dissipatio	n ^{2,0,9}	C _L = 50pF	3.0V		0.72	MHz
		Pre-Rad All Device Types		5.5V		10	
I _{DDQ}	Quiescent Supply Current	Post-Rad Device Type - 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$	5.5V		50	μΑ
		Post-Rad Device Type - 02		5.5V		130	
$\Delta I_{ extsf{DDQ}}$	Quiescent Supply Current Delta		For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or V_{SS}	5.5V		1.6	mA
C _{IN}	Input capacitanc	e ⁵	<i>f</i> = 1MHz	0V		15	pF
Соит	Output capacitar	nce ⁵	f = 1MHz	0V		15	pF



Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8. Power does not include power contribution of any TTL output sink current
- 9. Power dissipation specified per switching output.

AC Electrical Characteristics for the UT54ACTS08E²

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V 1, -55^{\circ}C < TC < +125^{\circ}C)$

Symbol	Parameter		VDD	Minimum	Maximum	Unit
		C _L = 30pF	3.0V to 3.6V	1	10	ns
	Input to Yn		4.5V to 5.5V	1	6	ns
t _{PLH}		C - F0nF	3.0V to 3.6V	1	14	ns
		C _L = 50pF	4.5V to 5.5V	1	10	
	PHL Input to Yn	C 20×5	3.0V to 3.6V	1	13	
		C _L = 30pF	4.5V to 5.5V	1	9	ns
LPHL		'	3.0V to 3.6V	1	17	
		C _L = 50pF	4.5V to 5.5V	1	13	ns

- 1. Maximum allowable relative shift equals 50mV.
- 2. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Packaging





Figure 2: Figure 1: 14-lead Flatpack

- 1. All exposed metallized areas are gold plated electroplated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V_{SS}.
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimension symbol is in accordance with MIL-PRF-38533.
- 5. Lead position and colanarity are not measured.



Ordering Information



- 1. Lead finish (A, C or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Revision History

Date	Revision #	Author	Change Description	Page #
10/17		RT	Edited IDDQ Applied new Frontgrade Data Sheet template to the document.	4,6
1/18			Updates to reflect current SMD	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.