Features

- 0.6µm CRH CMOS Process
 - Latchup immune
- · High speed
- Low power consumption
- Wide power supply operating range of 3.0V to 5.5V
- Available QML Q or V processes
- 14-lead flatpack
- UT54ACS08E-SMD-5962-96518
- UT54ACTS08E-SMD-5962-96519

Description

The UT54ACS08E and UT54ACTS08E are quadruple two-input AND gates. The circuits perform the Boolean functions $Y = A \cdot B$ or

 $Y = \overline{\overline{A} + \overline{B}}$ in positive logic.

The devices are characterized over full HiRel temperature range of - 55°C to +125°C.

Function Table

In	Output	
А	В	Υ
Н	Н	Н
L	X	L
X	L	L


Logic Symbol

Note:


1) Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.



Pinout



Logic Diagram



Operational Environment ¹

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm²

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.



Absolute Maximum Ratings¹

Symbol	Parameter	Limit	Units
V_{DD}	Supply voltage	-0.3 to 7.0	٧
$V_{\rm I/O}$	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
Tյ	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θις	Thermal resistance junction to case	15.5 (ACS) 15.0 (ACTS)	°C/W
$I_{\rm I}$	DC input current	±10	mA
P_D^2	Maximum package power dissipation permitted @ Tc=125°C	3.2	W

Notes:

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2) Per MIL-STD-883, method 1012.1, Section 3.4.1, $P_D = (T_{j(max)} T_{c(max)}) / \theta_{jc}$

Recommended Operating Conditions

Symbol	Description	Limits	Units
V_{DD}	Supply voltage	3.0 to 5.5	V
V_{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to +125	°C



DC Electrical Characteristics for The UT54ACS08E⁷

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Description		Condition	MIN	MAX	Unit
V _{IL}	Low-level input v	oltage 1	V _{DD} from 3.0V to 5.5V		0.3 V _{DD}	V
V _{IH}	High-level input voltage ¹		V _{DD} from 3.0V to 5.5V	0.7 V _{DD}		V
I_{IN}	Input leakage cu	ırrent	$V_{IN} = V_{DD}$ or V_{SS}	-1	1	μA
V _{OL}	Low-level output	: voltage ³	$I_{OL} = 100 \mu A$ V_{DD} from 3.0V to 5.5V		0.25	V
V _{OH}	High-level outpu	t voltage ³	$I_{OH} = -100\mu A$ V _{DD} from 3.0V to 5.5V	V _{DD} - 0.25		V
I_{OS1}	Short-circuit out	put current ^{2 ,4}	$V_O = V_{DD}$ and V_{SS} , V_{DD} from 4.5V to 5.5V	-200	200	mA
${ m I}_{ m OS2}$	Short-circuit out	put current ^{2 ,4}	$V_O = V_{DD}$ and V_{SS} , V_{DD} from 3.0V to 3.6V	-100	100	mA
I_{OL1}	Low level output	current (sink) ⁹	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 4.5V to 5.5V	8		mA
I _{OL2}	Low level output current (sink) ⁹		$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 3.0V to 3.6V	6		mA
I_{OH1}	High level output current (source) ⁹		$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 4.5V to 5.5V	-8		mA
I _{OH2}	High level output current (source) ⁹		$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 3.0V to 3.6V	-6		mA
P _{total1}	Power dissipation	n ^{2, 8}	$C_L = 50pF$, $V_{DD} = 4.5V$ to 5.5V		1	mW/ MHz
P _{total2}	Power dissipation	n ^{2, 8}	$C_L = 50pF$, $V_{DD} = 3.0V$ to 3.6V		0.5	mW/ MHz
	Quiescent	Pre-Rad All Device Types			10	
I_{DDQ}	•	Post-Rad Device Type - 03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$		50	μA
		Post-Rad Device Type - 02			130	
C _{IN}	Input capacitance ⁵		f = 1MHz $V_{DD} = 0V$		15	pF
C _{OUT}	Output capacitar	nce ⁵	f = 1MHz $V_{DD} = 0$ V		15	pF

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.



Quadruple 2-Input AND Gates

UT54ACS08E/UT54ACTS08E

- 6) Maximum allowable relative shift equals 50mV.
- 7) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8) Power dissipation specified per switching output.
- 9) Guaranteed by characterization, but not tested.

AC Electrical Characteristics for The UT54ACS08E ²

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^{-1}, -55^{\circ}C < T_{C} < +125^{\circ}C)$

Symbol	Parameter		V_{DD}	Minimum	Maximum	Unit
+	Innut to Va	C	3.0V to 3.6V	2	15	nc
t _{PLH}	Input to Yn	$C_L = 50pF$	4.5V to 5.5V	1	9	ns
	Input to Vn	C F0-F	3.0V to 3.6V	2	19	nc
t _{PHL} Input to Yn		$C_L = 50pF$	4.5V to 5.5V	1	9	ns

- 1) Maximum allowable relative shift equals 50mV.
- 2) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



DC Electrical Characteristics for The UT54ACTS08E 7

 $(V_{DD} = 3.0V \text{ to } 5.5V; V_{SS} = 0V^6; -55^{\circ}C < T_C < +125^{\circ}C)$

Symbol	Description		Condition	VDD	MIN	MAX	Unit
V	Low lovel input	voltago 1		3.0V		0.8	V
V_{IL}	Low-level input voltage ¹			5.5V		0.8	V
V _{IH}	High-level input	voltage 1		3.0V	2.0		V
VIH	nigri-level iriput	voitage -		5.5V	2.75		V
${ m I}_{ m IN}$	Input leakage cu	ırrent	$V_{IN} = V_{DD}$ or V_{SS}	5.5V	-1	1	μA
V _{OL}	Low-level outpu	t voltago ³	$I_{OL} = 6mA$	3.0V		0.4	٧
VOL	Low-level outpu	t voitage *	$I_{OL} = 8mA$	4.5V		0.4	٧
V _{OH}	High-level outpu	ut voltago 3	$I_{OH} = -6mA$	3.0V	2.4		V
VOH	riigii-level outpu	it voitage	I_{OH} = -8mA	4.5V	3.15		V
${ m I}_{ m OS}$	Short-circuit out	nut current 2.4	$V_O = V_{DD}$ and V_{SS}	3.0V	-100	100	0
105	Short-circuit out	put current - /·	VO - VDD allu VSS	5.5V	-200	200	mA
т	Low level output	tourront	$V_{IN} = V_{DD}$ or V_{SS}	3.0V	6		mA
I_{OL}	Low level output	V _o	$V_{OL} = 0.4V$	5.5V	8		
I_{OH}	High level output	ligh level output current		3.0V	-6		mA
TOH	Tilgit level outpu		5.5V	-8		IIIA	
P _{total}	Power discipation	ver dissipation $^{2, 8, 9}$ $C_L = 50pF$	5.5V		1.8	mW/	
Ftotal	rowei dissipatio	II 7 - 77-	C _L = 50pr	3.0V		0.72	MHz
		Pre-Rad All Device Types		5.5V		10	
I_{DDQ}	Quiescent Supply Current	Post-Rad Device Type - 03	$V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = V_{DD}$ MAX	5.5V		50	μA
		Post-Rad Device Type - 02		5.5V		130	
ΔI_{DDQ}	Quiescent Supply Current Delta		For input under test $V_{IN} = V_{DD}$ - 2.1V For all other inputs $V_{IN} = V_{DD}$ or V_{SS}	5.5V		1.6	mA
C _{IN}	Input capacitano	ce ⁵	f = 1MHz	0V		15	pF
C _{OUT}	Output capacita	nce ⁵	f = 1MHz	0V		15	pF

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Quadruple 2-Input AND Gates

UT54ACS08E/UT54ACTS08E

- 8) Power does not include power contribution of any TTL output sink current
- 9) Power dissipation specified per switching output.

AC Electrical Characteristics for The UT54ACTS08E ²

($V_{DD} = 3.0V$ to 5.5V; $V_{SS} = 0V^{-1}$, -55°C < T_{C} < +125°C)

Symbol	Parameter		V_{DD}	Minimum	Maximum	Unit		
		6 30.5	3.0V to 3.6V	1	10	ns		
	Input to Vp	$C_L = 30pF$	4.5V to 5.5V	1	6			
t _{PLH}	input to Yn	Input to Yn	'	C - F0nF	3.0V to 3.6V	1	14	
		$C_L = 50pF$	4.5V to 5.5V	1	10	ns		
		C _L = 30pF	3.0V to 3.6V	1	13	ns		
t _{PHL} Input to Yn	Input to Vp		4.5V to 5.5V	1	9			
	Input to Yn	'	3.0V to 3.6V	1	17			
		$C_L = 50pF$	4.5V to 5.5V	1	13			

- 1) Maximum allowable relative shift equals 50mV.
- 2) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.



Packaging





Figure 1: 14-lead Flatpack

- 1) All exposed metallized areas are gold plated electroplated nickel per MIL-PRF-38535.
- 2) The lid is electrically connected to Vss.
- 3) Lead finishes are in accordance with MIL-PRF-38535.
- 4) Dimension symbol is in accordance with MIL-PRF-38533.
- 5) Lead position and colanarity are not measured.



Ordering Information: UT54ACS08E and UT54ACTS08E: SMD



Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Datasheet Revision History

Revision Date	Description of Change	Author
10-17	Pages 4 and 6 edited IDDQ Applied new CAES Data Sheet template to the document.	RT
1-18	Updates to reflect current SMD	RT



Quadruple 2-Input AND Gates

UT54ACS08E/UT54ACTS08E

Datasheet Definitions

Datasheet Dennitions				
	DEFINITION			
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change. Specifications can be TBD and the part package and pinout are not final .			
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.			
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.			

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

