## Features

- $0.6 \mu \mathrm{~m}$ CRH CMOS process
- Latchup immune
- High speed
- Low power consumption
- Wide power supply operating range from 3.0 V to 5.5 V
- Available QML Q or V processes
- 14-lead flatpack
- UT54ACTS74E-SMD- 5962-96535


## Description

The UT54ACTS74E contains two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The device is characterized over full HiRel temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Function Table

| Inputs |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | CLR | CLK | D | Q | $\overline{\mathbf{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | $\mathrm{H}^{1}$ | $\mathrm{H}^{1}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | L | L | H |
| H | H | L | X | $\mathrm{Q}_{0}$ | $\overline{\mathrm{Q}_{0}}$ |

## Note:

1) The output levels in this configuration are not guaranteed to meet the minimum levels for Vor if the lows at preset and clear are near $\mathrm{V}_{\mathrm{IL}}$ maximum. In addition, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

## UT54ACTS74E

## Pinouts



## Logic Symbol



## Note:

1) Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

Dual D Flip-Flops with Clear \& Preset

## UT54ACTS74E

## Logic Diagram



## UT54ACTS74E

Operational Environment ${ }^{\mathbf{1}}$

| Parameter | Limit | Units |
| :--- | :---: | :---: |
| Total Dose | 1.0 E 6 | $\mathrm{rads}(\mathrm{Si})$ |
| SEU Threshold ${ }^{2}$ | 80 | $\mathrm{MeV}^{2} \mathrm{~cm}^{2} / \mathrm{mg}$ |
| SEL Threshold | 120 | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ |
| Neutron Fluence | 1.0 E 14 | $\mathrm{n} / \mathrm{cm}^{2}$ |

Notes:

1) Logic will not latchup during radiation exposure within the limits defined in the table.
2) Device storage elements are immune to SEU affects.

## Absolute Maximum Ratings

| Symbol | Parameter | Limit | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\mathrm{I} / \mathrm{O}}$ | Voltage any pin | -.3 to $\mathrm{V}_{\mathrm{DD}}+.3$ | V |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage Temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | +175 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{LS}}$ | Lead temperature (soldering 5 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |
| $\Theta_{\mathrm{JC}}$ | Thermal resistance junction to case | 15.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{I}_{\mathrm{I}}$ | DC input current | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum power dissipation permitted $@ \mathrm{~T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ | 3.2 | W |

## Notes:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2) Per MIL-STD-883, method 1012.1, Section 3.4.1, $P_{D}=\left(T_{(\text {max })}-T_{C(\text { max })}\right) / \Theta_{J C}$

## Recommended Operating Conditions

| Symbol | Parameter | Limits | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage any pin | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{C}}$ | Temperature range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Dual D Flip-Flops with Clear \& Preset

## UT54ACTS74E

DC Electrical Characteristics ${ }^{7}$
( $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}^{6} ;-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}}<+125^{\circ} \mathrm{C}$ )

| Symbol | Description | Condition | MIN | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL1 }}$ | Low-level input voltage ${ }^{1}$ | $V_{\text {DD }}$ from 4.5 V to 5.5 V |  | 0.8 | V |
| $\mathrm{V}_{\text {IL2 }}$ | Low-level input voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}$ from 3.0 V to 5.5 V |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH} 1}$ | High-level input voltage ${ }^{1}$ | $V_{D D}$ from 4.5V to 5.5 V | . $5 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| $\mathrm{V}_{\mathrm{IH} 2}$ | High-level input voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}$ from 3.0V to 5.5V | 2.0 |  | V |
| In | Input leakage current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | -1 | 1 | $\mu \mathrm{A}$ |
| Volı | Low-level output voltage ${ }^{3}$ | $\begin{aligned} & \text { IoL }=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 0.4 | V |
| Vol2 | Low-level output voltage ${ }^{3}$ | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 0.4 | V |
| Vor1 | High-level output voltage ${ }^{3}$ | $\text { Iон }=-8 \mathrm{~mA}$ <br> VDD from 4.5V to 5.5 V | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Vон2 | High-level output voltage ${ }^{3}$ | $\text { Iон }=-6 \mathrm{~mA}$ <br> $V_{D D}$ from 3.0V to 3.6 V | 2.4 |  | V |
| Ios1 | Short-circuit output current ${ }^{\text {2,4 }}$ | $V_{O}=V_{D D} \text { and } V_{S S}$ <br> $V_{D D}$ from 4.5 V to 5.5 V | -200 | 200 | mA |
| Ios2 | Short-circuit output current ${ }^{\text {2,4 }}$ | $V_{O}=V_{D D} \text { and } V_{S S}$ <br> $V_{D D}$ from 3.0V to 3.6 V | -100 | 100 | mA |
| Iolı | Low level output current ${ }^{9}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~V}_{\mathrm{OL}}=0 . \mathrm{V} \end{aligned}$ <br> $V_{D D}$ from 4.5 V to 5.5 V | 8 |  | mA |
| IoL2 | Low level output current ${ }^{9}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ <br> $\mathrm{V}_{\mathrm{DD}}$ from 3.0 V to 3.6 V | 6 |  | mA |
| Ioh1 | High level output current ${ }^{9}$ | $\begin{aligned} & V_{I N}=V_{D D} \text { or } V_{S S} \\ & V_{O H}=V_{D D}-0.4 V \end{aligned}$ <br> $V_{D D}$ from 4.5 V to 5.5 V | -8 |  | mA |
| Ioh2 | High level output current ${ }^{9}$ | $\begin{aligned} & V_{I N}=V_{D D} \text { or } V_{S S} \\ & V_{O H}=V_{D D}-0.4 V \end{aligned}$ <br> $\mathrm{V}_{\mathrm{DD}}$ from 3.0 V to 3.6 V | -6 |  | mA |
| $\mathrm{P}_{\text {total1 }}$ | Power dissipation ${ }^{2,8}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 1.0 | $\begin{aligned} & \mathrm{mW} / \\ & \mathrm{MHz} \end{aligned}$ |
| $P_{\text {total2 }}$ | Power dissipation ${ }^{2,8}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ |  | 0.5 | $\begin{aligned} & \mathrm{mW} / \\ & \mathrm{MHz} \end{aligned}$ |
| IdDQ | Quiescent Supply Current | $\begin{aligned} & V_{\text {IN }}=V_{D D} \text { or } V_{S S} \\ & V_{D D} \text { from } 3.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| $\Delta I_{\text {DDQ }}$ | Quiescent Supply Current Delta | For input under test $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}-2.1 \mathrm{~V}$ <br> For all other inputs $V_{I N}=V_{D D} \text { or } V_{S S}$ $V_{D D}=5.5 \mathrm{~V}$ |  | 1.6 | mA |
| CIN | Input capacitance ${ }^{5}$ | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{D D}=0 \mathrm{~V} \end{aligned}$ |  | 15 | pF |
| Cout | Output capacitance ${ }^{5}$ | $\begin{aligned} & f=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V} \end{aligned}$ |  | 15 | pF |

1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{IH}}(\min )+$ $20 \%,-0 \% ; V_{\text {IL }}=V_{\text {IL }}(\max )+0 \%,-50 \%$, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $\mathrm{V}_{\mathrm{IH}}(\min )$ and $\mathrm{V}_{\mathrm{IL}}(\max )$.
2) Supplied as a design limit but not guaranteed or tested.
3) Per MIL-PRF-38535, for current density $\leq 5.0 \mathrm{E} 5 \mathrm{amps} / \mathrm{cm}^{2}$, the maximum product of load capacitance (per output buffer) times frequency should not exceed $3,765 \mathrm{pF} / \mathrm{MHz}$.
4) Not more than one output may be shorted at a time for maximum duration of one second.
5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and Vss at a frequency of 1 MHz and a signal amplitude of 50 mV rms maximum.
6) Maximum allowable relative shift equals 50 mV .
7) All specifications valid for radiation dose $\leq 1 \mathrm{E} 6$ rads(Si) per MIL-STD-883 Method 1019.
8) Power dissipation specified per switching output.
9) Guaranteed based on characterization, but not tested.

## UT54ACTS74E

## AC Electrical Characteristics ${ }^{2}$

( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{S S}=0 \mathrm{~V}^{1},-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}}<+125^{\circ} \mathrm{C}$ ); Unless otherwise noted, Tc is per the temperature range ordered.

| Symbol | Parameter | Condition | $\mathrm{V}_{\text {D }}$ | Minimum | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PHL1 }}$ | CLK $\uparrow$ to $\mathrm{Q}, \overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 3 | 30 | ns |
|  |  |  | 4.5 V to 5.5 V | 3 | 14 |  |
| tpLH | CLK $\uparrow$ to $\mathrm{Q}, \overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 3 | 20 | ns |
|  |  |  | 4.5 V to 5.5 V | 2 | 11 |  |
| tplH2 | $\overline{\text { PRE }}$ to $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 4 | 30 | ns |
|  |  |  | 4.5 V to 5.5 V | 3 | 15 |  |
| $\mathrm{t}_{\text {PHL2 }}$ | $\overline{\text { PRE }}$ to Q | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 3 | 20 | ns |
|  |  |  | 4.5 V to 5.5 V | 3 | 12 |  |
| $\mathrm{t}_{\text {PHL }}$ | CLR to Q | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 4 | 30 | ns |
|  |  |  | 4.5 V to 5.5 V | 3 | 15 |  |
| tplu3 | CLR to $\overline{\mathrm{Q}}$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 3 | 21 | ns |
|  |  |  | 4.5 V to 5.5 V | 2 | 12 |  |
| $f_{\text {max }}$ | Maximum clock frequency | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V |  | 100 | MHz |
|  |  |  | 4.5 V to 5.5 V |  | 125 |  |
| tsu1 | Data setup time before CLK $\uparrow$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 4 |  | ns |
|  |  |  | 4.5 V to 5.5 V | 3 |  |  |
| $\mathrm{t}_{\text {su2 }}$ | $\overline{\text { PRE }}$ or $\overline{\text { CLR }}$ inactive Data setup time before CLK $\uparrow$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 1 |  | ns |
|  |  |  | 4.5 V to 5.5 V | 1 |  |  |
| $t_{H}{ }^{3}$ | Data hold time after CLK $\uparrow$ | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 0 |  | ns |
|  |  |  | 4.5 V to 5.5 V | 0 |  |  |
| $\mathrm{tw}_{\text {w }}$ | Minimum pulse width CLK high or low | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 5 |  | ns |
|  |  |  | 4.5 V to 5.5 V | 4 |  |  |
| tw2 | Minimum pulse width PRE or CLR low | $C_{L}=50 \mathrm{pF}$ | 3.0 V to 3.6 V | 5 |  | ns |
|  |  |  | 4.5 V to 5.5 V | 4 |  |  |

## Notes:

1) Maximum allowable relative shift equals 50 mV .
2) All specifications valid for radiation dose $\leq 1 \mathrm{E} 6$ rads(Si) per MIL-STD-883 Method 1019.

Dual D Flip-Flops with Clear \& Preset

## UT54ACTS74E

## Packaging



Figure 1. 14-lead Flatpack

## Notes:

1) All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535.
2) The lid is electrically connected to VSS.
3) Lead finishes are in accordance with MIL-PRF-38535.
4) Dimension symbol is in accordance with MILPRF-8533.
5) Lead position and colanarity are not measured.

## Ordering Information: UT54ACTS74E: SMD



## Notes:

1) Lead finish ( $A, C$, or $X$ ) must be specified.
2) If an " $X$ " is specified when ordering, part marking will match the lead finish and will be either " $A$ " (solder) or " $C$ " (gold).
3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
4) Device type 02 is only offered with a TID tolerance guarantee of 3 E 5 rads( Si ) or 1 E 6 rads $(\mathrm{Si})$ and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of $1 \mathrm{E} 5 \mathrm{rads}(\mathrm{Si}), 3 \mathrm{E} 5 \mathrm{rads}(\mathrm{Si})$, and $5 \mathrm{E} 5 \mathrm{rads}(\mathrm{Si})$, and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Datasheet Definitions

|  |  |
| :--- | :--- |
| Advanced Datasheet | CAES reserves the right to make changes to any products and services <br> described herein at any time without notice. The product is still in the <br> development stage and the datasheet is subject to change. <br> Specifications can be TBD and the part package and pinout are not final. |
| Preliminary Datasheet | CAES reserves the right to make changes to any products and services <br> described herein at any time without notice. The product is in the <br> characterization stage and prototypes are available. |
| Datasheet | Product is in production and any changes to the product and services <br> described herein will follow a formal customer notification process for form, <br> fit or function changes. |

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

