

# UT54ACTS00E

## Features

- 0.6µm CRH CMOS process
  - Latchup immune
- High speed
- Low power consumption
- Wide power supply operating range from 3.0V to 5.5V
- Available QML Q or V processes
- 14-lead flatpack
- UT54ACTS00E - SMD 5962-96513

## Description


The UT54ACTS00E is a performance and voltage enhanced version of the UT54ACTS00 quadruple, two-input NAND gate. The circuit performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The device is characterized over full military temperature range of -55°C to +125°C.

## Function Table

Inputs		Output
A	B	Y
H	H	L
L	X	H
X	L	H


## Pinout



14-Lead Flatpack  
Top View

# UT54ACTS00E


## Logic Symbol



**Note:**

1) Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

## Logic Diagram



# UT54ACTS00E

## Operational Environment <sup>1</sup>

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold <sup>2</sup>	108	MeV-cm <sup>2</sup> /mg
SEL Threshold	120	MeV-cm <sup>2</sup> /mg
Neutron Fluence	1.0E14	n/cm <sup>2</sup>

**Notes:**

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

## Absolute Maximum Ratings <sup>1</sup>

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	-0.3 to 7.0	V
V <sub>I/O</sub>	Voltage any pin	-0.3 to V <sub>DD</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
T <sub>LS</sub>	Lead temperature (soldering 5 seconds)	+300	°C
Θ <sub>JC</sub>	Thermal resistance junction to case	15	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub> <sup>2</sup>	Maximum package power dissipation permitted @ T <sub>C</sub> = +125°C	3.2	W

**Notes:**

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2) Per MIL-STD-883, method 1012.1, Section 3.4.1, P<sub>D</sub> = (T<sub>J(max)</sub> - T<sub>C(max)</sub>) / Θ<sub>JC</sub>

## Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	3.0 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	°C

Quadruple 2-Input NAND Gates

# UT54ACTS00E

## DC Electrical Characteristics for the UT54ACTS00E <sup>7</sup>

( $V_{DD} = 3.0V$  to  $5.5V$ ;  $V_{SS} = 0V$  <sup>6</sup>;  $-55^{\circ}C < T_C < +125^{\circ}C$ )

Symbol	Description	Condition	MIN	MAX	Unit
$V_{IL1}$	Low-level input voltage <sup>1</sup>	$V_{DD}$ from 4.5V to 5.5V		0.8	V
$V_{IL2}$	Low-level input voltage <sup>1</sup>	$V_{DD}$ from 3.0V to 3.6V		0.8	V
$V_{IH1}$	High-level input voltage <sup>1</sup>	$V_{DD}$ from 4.5V to 5.5V	$0.5 V_{DD}$		V
$V_{IH2}$	High-level input voltage <sup>1</sup>	$V_{DD}$ from 3.0V to 3.6V	2.0		V
$I_{IN}$	Input leakage current	$V_{IN} = V_{DD}$ or $V_{SS}$	-1	1	$\mu A$
$V_{OL1}$	Low-level output voltage <sup>3</sup>	$I_{OL} = 8mA$ $V_{DD} = 4.5V$ to $5.5V$		0.4	V
$V_{OL2}$	Low-level output voltage <sup>3</sup>	$I_{OL} = 6mA$ $V_{DD} = 3.0V$ to $3.6V$		0.4	V
$V_{OH1}$	High-level output voltage <sup>3</sup>	$I_{OH} = -8mA$ $V_{DD}$ from 4.5V to 5.5V	$0.7 V_{DD}$		V
$V_{OH2}$	High-level output voltage <sup>3</sup>	$I_{OH} = -6mA$ $V_{DD}$ from 3.0V to 3.6V	2.4		V
$I_{OS1}$	Short-circuit output current <sup>2, 4</sup>	$V_O = V_{DD}$ and $V_{SS}$ $V_{DD}$ from 4.5V to 5.5V	-200	+200	mA
$I_{OS2}$	Short-circuit output current <sup>2, 4</sup>	$V_O = V_{DD}$ and $V_{SS}$ $V_{DD}$ from 3.0V to 3.6V	-100	+100	mA
$I_{OL1}$	Low level output current <sup>10</sup>	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$ $V_{DD}$ from 4.5V to 5.5V	+8		mA
$I_{OL2}$	Low level output current <sup>10</sup>	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$ $V_{DD}$ from 3.0V to 3.6V	+6		mA
$I_{OH1}$	High level output current <sup>10</sup>	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD}-0.4V$ $V_{DD}$ from 4.5V to 5.5V	-8		mA
$I_{OH2}$	High level output current <sup>10</sup>	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD}-0.4V$ $V_{DD}$ from 3.0V to 3.6V	-6		mA
$P_{total1}$	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50pF$ $V_{DD} = 4.5V$ to $5.5V$		1	mW/ MHz
$P_{total2}$	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50pF$ $V_{DD} = 3.0V$ to $3.6V$		0.5	mW/ MHz
$I_{DDQ}$	Quiescent Supply Current	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD}$ from 3.6V to 5.5V		25	$\mu A$

Quadruple 2-Input NAND Gates

# UT54ACTS00E

Symbol	Description	Condition	MIN	MAX	Unit
$\Delta I_{DDQ}$	Quiescent Supply Current Delta	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
$C_{IN}$	Input capacitance <sup>5</sup>	$f = 1MHz$ $V_{DD} = 5V$		15	pF
$C_{OUT}$	Output capacitance <sup>5</sup>	$f = 1MHz$ $V_{DD} = 0V$		15	pF

**Notes:**

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH(min)} + 20\%$ ,  $- 0\%$ ;  $V_{IL} = V_{IL(max)} + 0\%$ ,  $- 50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH(min)}$  and  $V_{IL(max)}$ .
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density  $\leq 5.0E5$  amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 method 1019 condition A up to the maximum TID level procured.
- 8) Power dissipation specified per switching output.
- 9) Power does not include power contribution of any TTL output sink current.
- 10) Guaranteed by characterization, but not tested.

## AC Electrical Characteristics for the UT54ACTS00E <sup>2</sup>

(  $V_{DD} = 3.0V$  to  $5.5V$ ;  $V_{SS} = 0V$ <sup>1</sup>;  $-55^{\circ}C < T_C < +125^{\circ}C$ )

Symbol	Parameter	Condition	$V_{DD}$	Minimum	Maximum	Unit
$t_{PLH}$	Input to Yn	$C_L = 50pF$	4.5V to 5.5V	1	8	ns
			3.0V to 3.6V	3	15	
$t_{PHL}$	Input to Yn	$C_L = 50pF$	4.5V to 5.5V	1	8	ns
			3.0V to 3.6V	3	15	

**Notes:**

- 1) Maximum allowable relative shift equals 50mV.
- 2) For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 method 1019 condition A up to the maximum TID level procured.

# UT54ACTS00E

## Packaging





Figure 1. 14 Lead Flatpack

**Notes:**

- 1) All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 2) The lid is electrically connected to V<sub>SS</sub>.
- 3) Lead finishes are in accordance with MIL-PRF-38535.
- 4) Dimension symbol is in accordance with MIL-PRF-38533.
- 5) Lead position and colanarity are not measured.

# UT54ACTS00E

## Ordering Information: UT54ACTS00E: SMD



**Notes:**

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

## Datasheet Revision History

Revision Date	Description of Change
April 2015	Initial Release of Datasheet

# UT54ACTS00E

## Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet <b>is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.