# UT54ACS193E

#### Features

- · Look-ahead circuitry enhances cascaded counters
- Fully synchronous in count modes
- Parallel asynchronous load for modulo-N count lengths
- Asynchronous clear
- $0.6 \mu m$  CRH CMOS process
- Latchup immune
- High speed
- Low power consumption
- Wide power supply operating range of 3.0V to 5.5V
- Available QML Q or V processes
- 16-lead flatpack
- UT54ACS193E SMD 5962-96566

#### Description

The UT54ACS193E is a synchronous 4-bit, reversible up-down binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed. Synchronous operation eliminates the output counting spikes normally associated with asynchronous counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count input (Up or Down). The direction of the counting is determined by which count input is pulsed while the other count input is high.

The counter is fully programmable. The outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independently of the count pulses. Asynchronous loading allows the counter to be used as modulo-N divider by simply modifying the count length with the preset inputs.

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs.


The counter is designed for efficient cascading without the need for external circuitry. The borrow output  $(\overline{BO})$  produces a low-level pulse while the count is zero and the down input is low. Similarly, the carry output  $(\overline{CO})$  produces a low-level pulse while the count is maximum and the up input is low.

The device is characterized over full HiRel temperature range of -55°C to +125°C.



## UT54ACS193E

### Pinout




Top View

### **Function Table**

Function	Clock Up	Clock Down	CLR	LOAD
Count Up	1	Н	L	Н
Count Down	Н	1	L	Н
Reset	Х	Х	Н	Х
Load Preset Input	Х	Х	L	L

### Logic Symbol



Note:


1) Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





## UT54ACS193E

## Logic Diagram





# UT54ACS193E

### **Operational Environment**<sup>1</sup>

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold <sup>2</sup>	108	MeV-cm <sup>2</sup> /mg
SEL Threshold	120	MeV-cm <sup>2</sup> /mg
Neutron Fluence	1.0E14	n/cm <sup>2</sup>

#### Notes:

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

#### **Absolute Maximum Ratings**

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	-0.3 to 7.0	V
V <sub>I/O</sub>	V <sub>I/O</sub> Voltage any pin -0.3 to V <sub>DD</sub> +0.3 V		V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
Tı	Maximum junction temperature	+175	°C
T <sub>LS</sub>	T <sub>LS</sub> Lead temperature (soldering 5 seconds) +300		°C
Θ <sub>JC</sub>	Thermal resistance junction to case	15.5	°C/W
II	DC input current	±10	mA
P <sub>D</sub> <sup>2</sup>	Maximum package power dissipation permitted @ Tc = $+125^{\circ}$ C	3.3	W

#### Notes:

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2) Per MIL-STD-883, method 1012.1, Section 3.4.1,  $P_D = (T_{j(max)} T_{C(max)}) / \Theta_{jc}$

#### **Recommended Operating Conditions**

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	3.0 to 5.5	V
VIN	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to +125	°C



**RELEASED 1/18** 

Synchronous 4-Bit Up-Down Dual Clock Counters

# UT54ACS193E

## DC Electrical Characteristics for the UT54ACS193E <sup>7</sup>

(V\_{DD} = 3.0V to 5.5V; V\_{SS} = 0V^6; -55^{\circ}C < T\_C < +125^{\circ}C)

Symbol	Description		Condition	MIN	MAX	Unit
VIL	Low-level input voltage <sup>1</sup>		$V_{DD}$ from 3.0V to 5.5V		0.3V <sub>DD</sub>	V
$V_{IH}$	High-level input voltage <sup>1</sup>		$V_{DD}$ from 3.0V to 5.5V	$0.7 V_{DD}$		V
$\mathbf{I}_{IN}$	Input leakage currer	nt	$V_{IN} = V_{DD} \text{ or } V_{SS}$	-1	1	μA
V <sub>OL</sub>	Low-level output vol	tage <sup>3</sup>	$I_{OL} = 100 \mu A$ V <sub>DD</sub> from 3.0V to 5.5V		0.25	V
V <sub>OH</sub>	High-level output vo	ltage <sup>3</sup>	I <sub>OH</sub> = -100µA V <sub>DD</sub> from 3.0V to 5.5V	V <sub>DD</sub> -0.25		V
I <sub>OS1</sub>	Short-circuit output	current <sup>2, 4</sup>	$V_{O} = V_{DD}$ and $V_{SS}$ $V_{DD}$ from 4.5V to 5.5V	-200	200	mA
I <sub>OS2</sub>	Short-circuit output	current <sup>2, 4</sup>	$V_{O} = V_{DD}$ and $V_{SS}$ $V_{DD}$ from 3.0V to 3.6V	-100	100	mA
I <sub>OL1</sub>	Low level output cur (sink)	rrent <sup>9</sup>	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$ $V_{DD}$ from 4.5V to 5.5V	8		mA
I <sub>OL2</sub>	Low level output current <sup>9</sup> (sink)		$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$ $V_{DD}$ from 3.0V to 3.6V	6		mA
I <sub>OH1</sub>	High level output current <sup>9</sup> (source)		$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD}$ -0.4V $V_{DD}$ from 4.5V to 5.5V	-8		mA
I <sub>OH2</sub>	High level output current <sup>9</sup> (source)		$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD} \cdot 0.4V$ $V_{DD}$ from 3.0V to 3.6V	-6		mA
P <sub>total1</sub>	Power dissipation <sup>8, 9</sup>		$C_L = 50 pF$ $V_{DD} = 4.5V$ to 5.5V		1.4	mW/ MHz
P <sub>total2</sub>	Power dissipation <sup>8, 9</sup>		$C_L = 50 pF$ $V_{DD} = 3.0V$ to 3.6V		0.6	mW/ MHz
	Quiescent Supply Current	Pre-Rad All Device Types			10	
$I_{DDQ}$		Post-Rad Device Type-03	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = V_{DD} \text{ MAX}$		50	μΑ
		Post-Rad Device Type-02			130	
CIN	Input capacitance <sup>5</sup>		f = 1MHz V <sub>DD</sub> =0V		15	pF
Cout	Output capacitance <sup>5</sup>		f = 1MHz V <sub>DD</sub> =0V		15	pF



**RELEASED 1/18** 

Synchronous 4-Bit Up-Down Dual Clock Counters

# UT54ACS193E

#### Notes:

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , -0%;  $V_{IL} = V_{IL}(max) + 0\%$ , -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rs maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 8) Power dissipation specified per switching output.
- 9) Guaranteed by characterization, but not tested.



# UT54ACS193E

### AC Electrical Characteristics for UT54ACS193E<sup>2</sup>

(V\_{DD} = 3.0V to 5.5V; V\_{SS} = 0V  $^{\rm 1},$  -55°C < T\_C < +125°C)

Symbol	Parameter	Condition	V <sub>DD</sub>	Minimum	Maximum	Unit
+		C = E0pE	3.0V to 3.6V	3	25	20
t <sub>PLH1</sub>	UP to Q <sub>n</sub>	$C_L = 50 pF$	4.5V to 5.5V	3	15	ns
			3.0V to 3.6V	4	27	
t <sub>PHL1</sub>	UP to Q <sub>n</sub>	$C_L = 50 pF$	4.5V to 5.5V	3	16	ns
	U.S	0 50 5	3.0V to 3.6V	2	17	
t <sub>PLH2</sub>	UP to $\overline{CO}$	$C_L = 50 pF$	4.5V to 5.5V	2	10	ns
1	UP to $\overline{CO}$		3.0V to 3.6V	2	20	20
t <sub>PHL2</sub>		$C_L = 50 pF$	4.5V to 5.5V	2	11	ns
+			3.0V to 3.6V	2	17	20
t <sub>PLH3</sub>	DOWN to BO	$C_L = 50 pF$	4.5V to 5.5V	2	10	ns
		с <u>го</u> -г	3.0V to 3.6V	2	20	
t <sub>PHL3</sub>	DOWN to BO	$C_L = 50 pF$	4.5V to 5.5V	2	11	ns
		с <u>го</u> -г	3.0V to 3.6V	3	27	
t <sub>PLH4</sub>	DOWN to Q <sub>n</sub>	$C_L = 50 pF$	4.5V to 5.5V	3	15	ns
		с <u>го</u> .г	3.0V to 3.6V	4	27	
t <sub>PHL4</sub>	DOWN to Q <sub>n</sub>	$C_L = 50 pF$	4.5V to 5.5V	3	16	ns
		0 50-5	3.0V to 3.6V	4	27	ns
t <sub>PLH5</sub>	LOAD to Qn	$C_L = 50 pF$	4.5V to 5.5V	3	16	
		$C_L = 50 pF$	3.0V to 3.6V	4	26	ns
t <sub>PHL5</sub>	LOAD to Qn		4.5V to 5.5V	3	16	
		C <sub>L</sub> = 50pF	3.0V to 3.6V	4	25	ns
t <sub>PHL6</sub>	CLR to Q <sub>n</sub>		4.5V to 5.5V	3	15	
<b>£</b> 3		$C_L = 50 pF$	3.0V to 3.6V		80	MHz
f <sub>MAX</sub> <sup>3</sup>	Maximum clock frequency		4.5V to 5.5V		120	
L	LOAD inactive setup time before UP or	C <sub>L</sub> = 50pF	3.0V to 3.6V	1		
t <sub>SU1</sub>	DOWN↑		4.5V to 5.5V	1		ns
F	CLR inactive setup time before UP or		3.0V to 3.6V	1		20
t <sub>SU2</sub>	DOWN↑	$C_L = 50 pF$	4.5V to 5.5V	1		ns
+	A. P. C. D. setup time before the		3.0V to 3.6V	4		20
t <sub>SU3</sub>	A, B, C, D setup time before $\overline{\text{LOAD}}$ $\uparrow$	$C_L = 50 pF$	4.5V to 5.5V	3		ns
L.	LID high hold time after DOW(NA		3.0V to 3.6V	5		20
t <sub>H1</sub>	UP high hold time after DOWN <sup>↑</sup>	$C_L = 50 pF$	4.5V to 5.5V	3		ns
t	DOWN high hold time after UP↑	$C_{\rm c} = E0 \rm pE$	3.0V to 3.6V	6		20
t <sub>H2</sub>		$C_L = 50 pF$	4.5V to 5.5V	4		ns
t	A, B, C, D hold time after LOAD↑	C <sub>L</sub> = 50pF	3.0V to 3.6V	0		<b>PC</b>
t <sub>H3</sub>			4.5V to 5.5V	0		ns
	Minimum pulse width		3.0V to 3.6V	8		
t <sub>w</sub>	UP high or low DOWN high or low LOAD low; CLR high	C <sub>L</sub> = 50pF	4.5V to 5.5V	6		ns



# UT54ACS193E

#### Notes:

- 1) Maximum allowable relative shift equals 50mV.
- 2) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si), and 1E6 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.
- 3) Maximum clock frequency f<sub>MAX</sub> is the max rate at which the device will count up or down at the given voltage. However, the user must wait the appropriate UP-to-Qn or Down-to-Qn propagation delay time in order to observe the current counter value.





**RELEASED 1/18** 

Synchronous 4-Bit Up-Down Dual Clock Counters

# UT54ACS193E

## Packaging





#### Notes:


- 1) All exposed metalized areas are gold plated over electroplated nickel per MIL-M-38510.
- 2) The lid is electrically connected to VSS.
- 3) Lead finishes are in accordance to MIL-PRF-38535.
- 4) Package dimensions and symbols are similar to MIL-STD-1835 variation F-5A.
- 5) Lead position and coplanarity are not measured.
- 6) ID mark symbol is vendor option.

PIONEERING ADVANCED ELECTRONICS



# UT54ACS193E

### Ordering Information: UT54ACS193E: SMD



#### Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

#### **Datasheet Revision History**

<b>Revision Date</b>	Description of Change	Author
10-17	Page 5 edited IDDQ Applied new CAES Data Sheet template to the document.	RT
1-18	Updates to reflect current SMD	RT



# UT54ACS193E

### Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet <b>is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

