## UT05PFD103

| Case Temperature | Radiation Immunity |
| :---: | :--- |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TID $>300 \mathrm{k}$ rad(Si) <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  SEL immune $<100 \mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ |
|  |  |
|  |  |

## 1 Features

- 4.5V-5.5V eFUSE Power Switch Controller
- Source Power Switching with Inrush current limiting
- Forward Overcurrent and Short Circuit Protection
- $\quad$ <500ns typical short circuit break response
- Optional OR_FET with Reverse Current Protection
- Line and Load Side Voltage Monitor and Protection
- Optional Digital Voltage and Current Telemetry - 10-bit VIN/VOUT/IDS Telemetry (via PMBus ${ }^{\top M}$ )
- Latching/Retriggerable/Pulsing Power FET Control
- Package Options:
- 47-Lead Dual Flatpack
- $\quad 16.1 \times 10.75 \mathrm{~mm}, 0.635 \mathrm{~mm}$ pitch
- $\quad$ Mass $=2.3 \mathrm{gm}$
- Standard Microcircuit Drawing: 5962-20215


## 2 Introduction

The UT05PFD103 Smart Power Switch Controller (SPSC) is an intelligent PowerMOSFET controller with load-side inrush current limiting and eFuse protection of current faults. An optional Ideal Diode (OR FET) facilitates redundant power architectures such as uninterruptable power supplies. The SPSC accommodates protection of the PowerFET SOA while providing flexible power switching control for a wide range of space applications.

## 3 Applications

- 5V Power Distribution with Short Circuit Protection
- SpaceVPX - SpaceUM VS3 (+5V) Power Switching
- Subsystem Power Electronics Input Switching
- 5V Uninterruptable Power Supplies
- SEL Fault Protection


Figure 1-1. UT05PFD103 Block Diagram

## TABLE OF CONTENTS

1 Features ..... 1
2 Introduction ..... 1
3 Applications ..... 1
4 Pinout Package Arrangement. ..... 5
5 Pinlist ..... 5
6 Functional Overview ..... 10
6.1 Load Slew Rate Control and Inrush Current Limiting ..... 10
6.2 OR FET Switch ..... 10
6.3 Forward Current Monitoring ..... 11
6.4 Overcurrent Fault Protection ..... 11
6.5 Short Circuit Break Fault Protection ..... 11
6.6 Voltage Fault Protection ..... 12
6.7 Voltage Monitoring ..... 12
6.8 PMBus. ..... 12
7 Absolute Maximum Ratings $(1,2)$ ..... 13
8 Operational Environment. ..... 13
9 Recommended Operating Conditions ${ }^{(1)}$ ..... 14
10 Electrical Characteristics ${ }^{(1)}$ ..... 14
11 Timing Characteristics ..... 24
12 Typical Performance Characteristics ${ }^{(1)}$ ..... 33
13 Detailed Functional Description ..... 45
13.1 PMBus $^{\text {TM }} /$ SMBus Functional Description ..... 45
13.1.1 $\quad$ PMBus ${ }^{\text {TM }}$ Command Definitions ..... 49
13.1.2 SMBus Ternary Addressing with Parity ..... 58
14 Application Configurations ..... 60
15 Packaging Drawings ..... 62
16 Ordering information ..... 63
16.1 CAES Part Number ..... 63
16.2 SMD Part Number ..... 64
17 Revision History ..... 65
Date ..... 65
Version ..... 65
Editor ..... 65
Datasheet Level ..... 65
Change Description ..... 65

TABLE OF FIGURES
Figure 1-1. UT05PFD103 Block Diagram 2
Figure 4-1. Package Pinout with Signal Groupings ..... 5
Figure 10-1. ADC Ideal Transfer Function ..... 23
Figure 11-1. Current Limit Response Timing Diagram ..... 24
Figure 11-2. Reverse Current and Short Circuit Break Timing Diagram ..... 25
Figure 11-3. Voltage Fault and PGOOD Timing Diagram ..... 26
Figure 11-4. Commanded Enable and Disable Timing Diagram ..... 27
Figure 11-5. Power Up/Down and Reset Timing Diagram ..... 28
Figure 11-6. Master Reset Timing Diagram ..... 29
Figure 11-7. Sleep Timing Diagram ..... 30
Figure 11-8. SMBus Timing Diagram ..... 31
Figure 11-9. SMBus IO Test Load ..... 32
Figure 13-1. SPSC PMBus ${ }^{\text {T }}$ / SMBus Block Diagram ..... 45
Figure 13-2. PMBus™ / SMBus System At a Glance ..... 46
Figure 13-3. $\mathrm{I}^{2} \mathrm{C}$ Address Byte Formatting ..... 46
Figure 13-4. I ${ }^{2} \mathrm{C}$ Data Byte Formatting ..... 47
Figure 13-5. SMBus Network Layer Protocol Formatting Summary ..... 47
Figure 13-6. PMBus Protocol Formatting and Supported Commands ..... 48
Figure 14-1. Essential Hot Swap Controller Configuration with eFuse Fault Protection ..... 60
Figure 14-2. Essential SPSC Load-Switch control with eFuse protection and Ideal Diode ..... 61
Figure 15-1: 47-Lead Flatpack Outline Drawing ..... 62

## UT05PFD103

## 4 Pinout Package Arrangement



Figure 4-1. Package Pinout with Signal Groupings

## 5 Pinlist

Table 5-1: Pin Type Legend

| Abbreviation | Description |
| :---: | :--- |
| IPU | CMOS Input with Internal Pull-Up |
| I | CMOS Compatible Input |
| I | CMOS Compatible Input |
| OD | Open Drain Output |
| SMIO | SMBus IO |
| SMI | SMBus Input |
| SMO | SMBus Output |
| TERN | Ternary Inputs |
| AI | Analog Input |
| AI | Analog Input |
| AO | Analog Output |
| AIO | Analog Input/Output |
| P | Power |

## UT05PFD103

Table 5-2: Pin Definitions (Note 1)

| Number | Name | Type | Active |  |
| :---: | :---: | :---: | :---: | :--- |
| $26,32,40$ | DGND | P |  | Digital ground return pins. All pins must be connected on <br> the PCB. |
| $8,9,17,44$ | AGND | P |  | Analog ground return pins. These pins need to be <br> connected to a quiet ground plane on the PCB. All pins <br> must be connected on the PCB. |
| $7,10,47$ | AVDD | P <br> (Reference to <br> AGND) | - | 4.5V-5.5V High voltage input power supply to chip <br> provided from VIN power line in single FET power <br> switching application or SOURCE terminal of ORing FET in <br> ORing applications. All pins must be connected on the |
| PCB. |  |  |  |  |


| Number | Name | Type | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| 12 | GATE_OR | AO <br> (Power domain AVDD reference to VZ13P5_HS) | - | Gate driver output for external ORING switch PCH_MOSFET |
| 45 | IMON | AIO <br> (Power domain VDD reference to AGND) | ${ }^{-}$ | Analog current monitor and current limit adjustable pin. A $1.6 \mathrm{~K} \Omega$ resistor is connected from this pin to AGND. Ratio of this resistor to SET pin resistor programs the threshold for current limit |
| 24 | PGOOD | OD <br> (Power domain VDD reference to DGND) | HIGH | Power GOOD status (active high open drain). True when internal device power domains and VIN, and FEEDBACK (e.g. VOUT) are within their operating range as set by voltage dividers. This pin can be used to drive enable pin for other devices. |
| 25 | CURR_LIM_B | OD <br> (Power domain VDD reference to DGND) | LOW | Active low open drain output. When LOW, this pin indicates a current limit fault. |
| 19 | C_FAULT | AIO <br> (Power domain VDD reference to AGND) |  | Adjustable fault timer for over-current timeout. A capacitor connected from this pin to AGND will set the pulse width for the analog current limit timer. This timer gets activated if the over-current limit is detected. When nothing is connected to this pin, then the default timer is set internally. |
| 20 | C_TIMER | AIO <br> (Power domain VDD reference to DGND) |  | Capacitor connected from this pin to DGND will program the clock frequency of a local oscillator to be used in timer circuits. |
| 22 | EN_INR | AI <br> (Power domain VDD reference to AGND) | - | Active high input to enable inrush gate driver. This enable input is logically combined with EN_B and PMBUS serial interface operation command register ON/OFF bit 7. |
| 23 | EN_OR | AI <br> (Power domain VDD reference to AGND) | - | Active high input to enable ORing gate driver. This enable input is logically combined with the EN_B and PMBUS serial interface operation command register ON/OFF bit 7. |
| 21 | EN_B | AI <br> (Power domain VDD reference to AGND) | LOW | Active low master device enable input. The active state of this pin, combined with the active state of EN_INR, EN_OR, and PMBus Operation Register Bit 7 determines if the FET gate controls can be driven active. <br> For Pulse Mode applications: If this pin is tied to AGND the on/off pulsing duration may be controlled by the PMBUS serial interface. If EN_B pin is driven by micro controller open drain output and PMB_EN is tied to AGND, the on/off pulsing duration may be adjusted by external R and $C$ connected to EN_B pin. |
| 13 | VIN | AI <br> (Power domain VDD reference to AGND) | - | Source input bus voltage to internal ADC. The voltage on this input is scaled by $20: 1 \mathrm{~V} / \mathrm{V}$ and passed as VOUT telemetry to the 10-bit ADC. <br> Internal measurements of this pin voltage are only accessible through PMBus. |


| Number | Name | Type | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| 16 | UVLO | AI (Power domain VDD reference to AGND) | - | Under Voltage Lock Out pin monitors the voltage VIN (Power supply) for Under Voltage fault. A resistor voltage divider from VIN to AGND is compared with internal VREF. If voltage on UVLO gets below the UVLO threshold level the load FET gate and output will be disabled. |
| 15 | OVLO | AI (Power domain VDD reference to AGND) | - | Over Voltage Lock Out pin monitors the voltage ViN (Power supply) for Over Voltage fault. A resistor voltage divider from VIN to AGND to be compared with internal VREF. If voltage on OVLO exceeds the OVLO threshold level the load FET gate and output will be disabled. |
| 1 | VOUT | AI <br> (Power domain VDD reference to AGND) | - | Monitor input to the switched load side supply voltage. The voltage on this input is scaled by $20: 1 \mathrm{~V} / \mathrm{V}$ and passed as VOUT telemetry to the 10-bit ADC. <br> Internal measurements of this pin voltage are only accessible through PMBus. |
| 14 | FEEDBACK | AI <br> (Power domain VDD reference to AGND) |  | Output feedback voltage. Resistor divider from LOAD PFET Drain Terminal to this pin determines if the LOAD voltage is above its minimum allowable operating voltage. If the voltage drops below the set value, PGOOD output will fall LOW. If FEEDBACK is under its threshold voltage, no action will be taken to affect the load FET gate driver. |
| 41 | MRST_B | (Power domain VDD reference to DGND) | LOW | Active low master reset pin. When driven low, this pin turns off the external power FETs with a strong driver, clears any faults conditions, and places all internal logic states to their POR condition. |
| 42 | SLEEP_B | IPU <br> (Power domain VDD reference to DGND) | LOW | Active low digital input. If SLEEP_B pin is driven LOW, SPSC is put in lowest power sleep mode, disabling some of the internal circuits, and both external power FETs will be disabled. Active analog and PMBUS circuits will be in low power mode. If this pin is set to high digital level, or left floating, SPSC device operates normally, actively controlling inrush and ORing power FETs, based on power good status, voltage monitoring and fault status. |
| 43 | PMB_EN | I (Power domain VDD reference to DGND) | HIGH | Active high PMBus Enable pin. If PMB_EN pin is connected to DGND, the PMBus circuitry is disabled and all PMBus oriented functions are blocked from affecting device operation. If PMB_EN pin is connected to VDD; it enables the PMBus and all associated functions to include the SMBus interface. |
| 27 | SMBDIO1 | SMIO <br> (Power domain VDD reference to DGND) | - | SMBus bi-directional data for side 1. Open drain, 5 V tolerant. |
| 28 | SMBCLK1 | SMI (Power domain VDD reference to DGND) | - | SMBus clock input for side 1. Open drain, 5V tolerant. |
| 31 | SMBALERT_B | SMO <br> (Power domain VDD reference to DGND) | LOW | Active low SMBus alert output. Open drain, 5V tolerant. |

## UT05PFD103

| Number | Name | Type | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| 29 | SMBDIO2 | SMIO (Power domain VDD reference to DGND) | - | SMBus bi-directional data for side 2. Open drain, 5V tolerant. |
| 30 | SMBCLK2 | SMI <br> (Power domain VDD reference to DGND) | - | SMBus clock input for side 2. Open drain, 5V tolerant. |
| 37 | ADDR4 | TERN <br> (Power domain VDD reference to DGND) | - | Ternary address line 4 for device address ID; It has 3 state, connect to digital supply (VDD), DGND, or left floating. |
| 36 | ADDR3 | TERN <br> (Power domain VDD reference to DGND) | - | Ternary address line 3 for device address ID; It has 3 state, connect to digital supply (VDD), DGND, or left floating. |
| 35 | ADDR2 | TERN <br> (Power domain VDD reference to DGND) | - | Ternary address line 2 for device address ID; It has 3 state, connect to digital supply (VDD), DGND, or left floating. |
| 34 | ADDR1 | TERN <br> (Power domain VDD reference to DGND) | - | Ternary address line 1 for device address ID; It has 3 state, connect to digital supply (VDD), DGND, or left floating. |
| 33 | ADDR0 | TERN (Power domain VDD reference to DGND) | - | Ternary address line 0 for device address ID; It has 3 state, connect to digital supply (VDD), DGND, or left floating. |
| 38 | PARITY | ICS (Power domain VDD reference to DGND) | - | Odd parity bit for equivalent terminal address defined by the 5-bit ternary decoder. This parity bit will be evaluated against the ternary set address when the SPSC exits reset. <br> If parity is good and the address is not reserved, the SPSC SMBus will take the pin-programmed address. If parity is bad and/or the address is reserved, the SPSC SMBus address will take on the SMBus special "DEFAULT ADDRESS: 1100001b". |

Note:

1) The SPSC is offered in a 47-Lead Flatpack providing an unpopulated pin gap between pins 13 and 14 to reduce the risk of shorting signals on the high-voltage domain to those on the low-voltage domain. The gap also helps ensure proper device orientation and reference for debug.

## UT05PFD103

## 6 Functional Overview

The Smart Power Switch Controller (SPSC) provides a single device solution for controlling the gate of P-Channel Power MOSFETs while ensuring they remain within their specified Safe Operating Areas (SOAs). Combining adjustable current and voltage monitoring capability with flexible fault detection, isolation, and recovery, the SPSC integrates many of the critical functions required for power switching applications and often implemented with a number of discrete components. By integrating essential voltage and current monitoring the SPSC is able to reliably enable/disable the Power Switching MOSFET in accordance with detected fault conditions while providing telemetry to the power system manager. The following sections provide a brief summary of the major functional blocks making up the Smart Power Switch Controller.

### 6.1 Load Slew Rate Control and Inrush Current Limiting

The fundamental responsibility of the power switch controller is to turn a power bus isolating switch ON and OFF when commanded. To this end, the SPSC drives the gate of a P-Channel Power MOSFET (PFET) to establish/break the connection between the power line and a load. The SPSC monitors a variety of sources to determine if the LOAD switch should be ON or OFF.

When commanded to turn the switch ON, a Miller capacitor connected between the C_MILLER pin and PFET DRAIN (LOAD side) terminal will limit the inrush current which results when the input supply charges the load capacitance. By knowing the application overcurrent limit (Ilim) or target peak inrush current, the Cmiler value is calculated as follows:
Rising VOUT: $C_{M I L L E R}=\left(\left(\frac{V_{G A T E}-V_{T}}{R_{P D}}\right)+I_{B O O T}\right) * \frac{C_{L O A D}}{I_{L I M}} \quad$ Falling VOUT: $C_{M I L L E R}=\left(\frac{V_{T}}{R_{P U}}-I_{B O O T}\right) * \frac{C_{L O A D}}{I_{L I M}}$
Where $\mathrm{V}_{\mathrm{T}}$ is the threshold voltage of the external PowerFET; $\mathrm{V}_{G A T E}, \mathrm{R}_{\mathrm{PD}}, \mathrm{R}_{\mathrm{Pu}}$, and $\mathrm{I}_{\text {boot }}$ are gate driver characteristics specified in the electrical tables later in this datasheet. Cload and Ilim are application dependent.

Alternatively, if you know the rate at which you want to ramp the load voltage, you can calculate Cmiler with the following equation:
Rising VOUT: $C_{\text {MILLER }}=\left(\left(\frac{V_{G A T E}-V_{T}}{R_{P D}}\right)+I_{\text {BOOT }}\right) * \frac{\Delta t}{\Delta V_{\text {OUT }}}$

$$
\text { Falling VOUT: } C_{M I L L E R}=\left(\frac{V_{T}}{R_{P U}}-I_{B O O T}\right) * \frac{\Delta t}{\Delta V_{\text {OUT }}}
$$

Normally, the user would select a miller capacitor value that satisfies the desired ramp rate and current limit. Additionally, it is strongly recommended for the user to include a series 1.5 k -ohm resistor between the C_MILLER pin and the Cmiler capacitor. This resistor behaves as a current limiter for transient currents that may pass through the miller capacitor into the C_MILLER pin during a rapid, short circuit, eFusing event of the load.

### 6.2 OR FET Switch

In many applications, especially those that are spaceborne, redundancy and cross strapping systems are extremely important. The SPSC includes the ability to control a second, ORing, PFET to provide an ideal diode function. When enabled and as long as monitored voltage and currents are appropriate, the SPSC will activate the ORing FET. If a reverse current is detected the OR FET will be disabled.

The proper orientation of the ORing PFET is to have common source configuration with the Hot Swap PFET connecting the LOAD side supply (as shown in Figure 1-1). This ensures the highest input line power will reach the Source terminal on the LOAD switch, powering the SPSC while blocking unintentional power to the load and reverse powering a redundant, disabled, or lower voltage line supply.

If the application doesn't require ORing, the feature can be disabled by driving the EN_OR pin low and connecting RVRSP and AVDD to VIN.

### 6.3 Forward Current Monitoring

By installing a current sensing resistor in series with the input power line and the LOAD PFET Source terminal and by connecting a gain setting resistor from the SET pin to the input power line, the user can measure the line-toload current through the SPSC. Using the voltage drop across the sense resistor, the SPSC mirrors a proportional current to the IMON pin. With a $1.6 \mathrm{~K} \Omega$ resistor connected between the IMON pin and GND, a voltage proportional to the load current is produced.

To set the desired line-load current limit, the user selects a SET resistor that produces a 1 mA current when the voltage drop across the sense resistor is reached at the current limit. In equation form, the SET resistor is determined by:

$$
\text { Rset }=\frac{\text { Rsense } * \text { Ilimit }}{1 m A}
$$

The line-load current limit state occurs when Vimon exceeds 1.6 V . This occurs when 1 mA flows through the 1.6Kohm resistor from IMON pin to AGND.

The user can either measure the IMON voltage to determine the current through the LOAD FET using the equation:

$$
I_{L O A D}=\frac{V_{\text {IMON }} * R_{\text {SET }}}{R_{\text {IMON }} * R_{\text {SENSE }}}
$$

or by using the PMBus functionality to read the 10-bit digitized representation of the IMON voltage. The full-scale ADC voltage relating IMON is 2 V with 1.6 V corresponding to the user defined Overcurrent threshold.

### 6.4 Overcurrent Fault Protection

Internally, the Smart Power Switch Controller compares the IMON voltage to a reference voltage. When the voltage surpasses 1.6 V , nominal, the C_FAULT pin begins to charge. The SPSC includes a "hiccup" feature that charges and discharges C_FAULT based on the over/under threshold voltage of IMON. The charge/discharge ratio is 20:1.

If the C_FAULT pin rises to the 1.6 V threshold, the device declares an overcurrent fault condition. The SPSC responds by treating the LOAD PFET as an eFuse, switching it off to remove the voltage source from the load. Simultaneously, the CURR_LIM_B output is driven low.

Once a current fault is detected, the GATE_INR controlling the LOAD PFET's gate is latched OFF and a restart command must be received to restore power to the load. A restart command occurs when one of the device control pins (EN_B, EN_INR, MRST_B, SLEEP_B) is toggled or PMBus Operation. 7 is set to 1 .

Alternatively, the PMBus interface may be used to program the number of allowable restart attempts and the cooldown period before the restart is initiated.

### 6.5 Short Circuit Break Fault Protection

While the Overcurrent Fault Protection allows the system to trigger a fault based on an arbitrarily long elevated current condition, the Short Circuit Fault Protection circuitry monitors for a significantly higher current condition and rapidly opens (eFuses) the circuit by disabling the LOAD PFET when the user defined threshold is crossed.

With a resistor ( RFAST ) installed between the SENSEP pin and the bus power side of the current sense resistor ( $\mathrm{R}_{\text {SENSE }}$ ), the SPSC's Short-Circuit Fault comparator evaluates the voltage drop across the sense resistor and RFast. As the load current increases, the voltage drop across Rsense increases. When the voltage drop across Rsense becomes large enough, the Short Circuit Fault comparator declares a fault condition; disabling the LOAD PFET within 500ns, typical.

## UT05PFD103

### 6.6 Voltage Fault Protection

By implementing a voltage divider between the input line voltage and the OVLO, UVLO pins and between the VOUT and FEEDBACK pins, the user can set thresholds for over-voltage (OVLO) and under-voltage (UVLO) faults on the input line voltage and for under-voltage (FEEDBACK) on the load side.

In the event of a fault on either UVLO or OVLO the G_INR pin is driven to AVDD to disable the load PFET, PGOOD is driven low, and fault status information is updated in the PMBus fault response registers if PMBus functionality is enabled. A fault on FEEDBACK only affects the PGOOD output and corresponding PMBus status information.

### 6.7 Voltage Monitoring

When using the SPSC's PMBus functionality, the voltage on pins VIN and VOUT are digitized to 10 -bit with 40.00 V being the full-scale voltage range. Operating the UT05PFD103 to switch 5 V power busses will only use the low $1 / 8^{\text {th }}$ of the ADC codes.

PMbus commands READ_VIN and READ_VOUT are used by power management host to obtain this telemetry along with the monitored current.

### 6.8 PMBus

To get the maximum functionality from the SPSC, the PMBus feature must be utilized. Through the PMBus interface, a remote host controller can

- enable/disable the device
- configure Latched, Retrigger, and Pulsed modes
- obtain status on all fault conditions
- set retrigger and pulse delays
- defined retrigger count limits
- read 10-bit digitized representation of VIN, VLOAD, and IDS (aka IMON)

For spaceborne applications, system fault tolerance is often managed through redundancy. For this purpose, the SPSC provides a redundant SMBus port to access the common PMBus functions. The redundant SMBus implementation is coherent; allowing simultaneous PMBus access from the primary and secondary SMBus ports.

For applications that do not wish to use PMBus, the SPSC provides a PMB_EN control signal to disable the PMBus functionality. The SPSC can perform bus switching, monitoring, and protection tasks without any PMBus involvement.

Smart Power Switch Controller

## UT05PFD103

## 7 Absolute Maximum Ratings ${ }^{(1,2)}$

Table 7-1: Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{HV} \text { _TECH }}{ }^{(3)}$ | High Voltage Technology Capability | --- | +7.2 | V |
| AVDD (4) | Positive High Voltage Supply - Continuous Operation | -0.5 | +6.0 | V |
| BUS_IO | BUS IO Group: <br> VIN, VOUT, GATE_INR, GATE_OR, C_MILLER, RVRSP, SET, SENSEP, SENSEM | -0.5 | AVDD + 0.5 | V |
| VDD | Positive Low Voltage Supply | -0.5 | +6.5 | V |
| LVIO | Low Voltage Digital and Analog I/O within 3.3V Domain | -0.5 | VDD + 0.5 | V |
| $\mathrm{IO}_{\text {DC }}$ | Average Steady State IO Current | -10 | +10 | mA |
| $\mathrm{P}_{\mathrm{D}}{ }^{(5)}$ | Power Dissipation Permitted @ $\mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C}$ | --- | 3.33 | W |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature |  | +175 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{Jc}}$ | Thermal Resistance, Junction-to-Case | --- | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TSTG | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD Hвм $^{(6)}$ | ESD Protection all Pins | --- | 2000 | V |
| ESD hbm_Smbus $^{(6)}$ | Extended ESD Protection SMBus IO only | --- | 4000 | V |

Note:

1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification are not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2) All absolute voltages referenced to AGND.
3) Technology voltage capability is provided to facilitate system derating requirements. This is not a recommended operating threshold.
4) This absolute maximum rating is limited circuit construction, not by technology capability rating.
5) Per MIL-STD-883, method 1012, section 3.4.1, $\mathrm{PD}=(\mathrm{TJ}(\max )-\mathrm{TC}(\max )) / \theta \mathrm{JC})$.
6) Per MIL-STD-883, method 3015.

## 8 Operational Environment

Table 8-1: Operational Environment

| Symbol | Parameter | Limit | Units |
| :---: | :--- | :---: | :---: |
| TID $^{(1)}$ | Total Ionizing Dose | 300 | $\mathrm{krad}(\mathrm{Si})$ |
| SEL $^{(2)}$ | Single Event Latchup Immunity | $\leq 100$ | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ |
| SEGR ${ }^{(2)}$ | Single Event Gate Rupture Immunity | $\leq 55$ | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}^{2}$ |
| SEB $^{(3)}$ | Single Event Burnout Immunity | $\leq 55$ | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}^{(4)}$ |
| SEU $^{(4)}$ | Single Event Upset Immune | $\leq \mathrm{TBD}$ | $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}^{(4)}$ |
| SER ${ }^{(4)}$ | Soft Error Rate | $\leq 1 \times 10^{-10}$ | $\mathrm{err} / \mathrm{b}-\mathrm{d}$ |

Note:

1) For devices procured with a total ionizing dose tolerance guarantee, post-irradiation performance is guaranteed at $25^{\circ} \mathrm{C}$ per MIL-STD-883 Method 1019, Condition A at an effective dose rate of $1 \mathrm{rad}(\mathrm{Si}) / \mathrm{sec}$ up to maximum TID level procured.
2) Performed at or above Max VDD \& AVDD at $125^{\circ} \mathrm{C}$.
3) Performed at or above Max VDD \& AVDD at $25^{\circ} \mathrm{C}$.
4) Performed at or below Min VDD \& AVDD at $25^{\circ} \mathrm{C}$.

## UT05PFD103

## 9 Recommended Operating Conditions ${ }^{(1)}$

Table 9-1: Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| TC $_{\text {C }}$ | Case Operating Temperature Range | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| AVDD ${ }^{(2)}$ | High Voltage Power Supply | +4.5 V | +5.5 V | V |
| VDD | Low Voltage Digital and Analog Power Supply | +3.0 | +3.6 | V |
| BUS_IO1 | VIN, VOUT, GATE_OR, GATE_INR, \& C_MILLER Voltage Range | 0 | AVDD+0.5 | V |
| BUS_IO2 | RVRSP, SET, SENSEM \& SENSEP Voltage Range | AVDD-0.5 | AVDD+0.5 | V |
| LVIO | Low Voltage Digital and Analog I/O | 0 | VDD | V |
| tRFDIG $^{\text {Digital Input Rise \& Fall Time (20\%-80\% of VDD) }}$Pins: MRST_B, SLEEP_B, PMB_EN, VGS_DRV, PARITY |  | 50 | ns |  |
| AGND ${ }^{(3)}$ | Analog Ground Return |  | 0 | V |
| DGND ${ }^{(3)}$ | Digital Ground Return | AGND-10 | AGND+10 | mV |

Note:

1) AVDD and VDD are referenced to AGND.
2) 5.5 V maximum continuous operation already accounts for $77 \%$ de-rating from the 7.2 V technology capability.
3) AGND and DGND shall be shorted together at a common point on the user's PCB.

## 10 Electrical Characteristics ${ }^{(1)}$

(AVDD $=4.5 \mathrm{~V}$ to 5.5 V , VDD $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V},-55^{\circ} \mathrm{C}<\mathrm{Tc}<+125^{\circ} \mathrm{C}$ );
Unless otherwise noted, $\mathrm{T}_{\mathrm{c}}$ is per the temperature range ordered.
Table 10-1: Power Supply and Reference Characteristics Unless otherwise noted, the following parameters are tested with VDD $=3.0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| AVDD | Bus Voltage Power Supply | AVDD $=4.5 \mathrm{~V}$ to 5.5V; <br> Referenced to AGND | +4.5 V | +5.5 | V |
| CBYP $_{\text {AVDD }}{ }^{(2)}$ | AVDD Bypass Capacitor | Connect between AVDD \& AGND; <br> 1 each Per AVDD pin | 1 |  | $\mu \mathrm{~F}$ |
| VDD | Low Voltage Power Supply | Referenced to AGND | +3 | +3.6 | V |
| CBYPvdD | VDD Bypass Capacitor | Connect one each bypass cap from <br> VDD to AGND \& VDD to DGND | 0.1 |  | $\mu \mathrm{~F}$ |

Note:

1) All voltages referenced to DGND or AGND as appropriate.
2) CBYPAVDD shall be at least $4 x$ greater than capacitance applied to $C$ _MILLER pin.

Table 10-2: Power Supply Current Consumption Characteristics

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Single Supply Current Consumption <br> Test conditions unless otherwise noted: <br> - $\mathrm{AVDD}=+5.5 \mathrm{~V}$; <br> - INT_VDD_DIS, EN_B = Low <br> - EN_INR, EN_OR, MRST_B, SLEEP_B, PMB_EN = High <br> - VIN, SENSEM, VOUT $\approx$ AVDD <br> - No VOUT current load; No Fault; C_TIMER = Open; 400kHz activity on PMBus IO |  |  |  |  |  |
| $\mathrm{AI}_{\text {AVDD1_SNGL }}$ | Active High Voltage Supply Current |  |  | 2.8 | mA |
| QI ${ }_{\text {AVdD_SNGL }}$ | Quiescent High Voltage Supply Current | EN_B=MRST_B=SLEEP_B=High; EN_INR=EN_OR=PMB_EN=Low; VOUT=Float; No PMBus Activity |  | 2.7 | mA |
| $\mathrm{SI}_{\text {AVDD_SNGL }}$ | Sleep High Voltage Supply Current | SLEEP_B=Low; VOUT=Float |  | 1.4 | mA |

## Dual Supply Current Consumption

Test conditions unless otherwise noted:

- $\mathrm{AVDD}=+5.5 \mathrm{~V} ; \mathrm{VDD}=+3.6 \mathrm{~V}$
- INT_VDD_DIS = High (AVDD)
- EN_B = Low
- EN_INR, EN_OR, MRST_B, SLEEP_B, PMBEN = High
- VIN, SENSEM, VOUT $\approx$ AVDD
- No VOUT current load; No Fault; C_TIMER = Open; 400kHz activity on PMBus IO

| $\mathrm{AI}_{\text {AvDD1_DUAL }}$ | Active High Voltage Supply Current |  | 1.7 | mA |
| :---: | :---: | :---: | :---: | :---: |
| AIvDD1_DUAL | Active Low Voltage Supply Current |  | 1.7 | mA |
| QI ${ }_{\text {AVDD_DUAL }}$ | Quiescent High Voltage Supply Current | EN_B=MRST_B=SLEEP_B=High; EN_INR=EN_OR=PMB_EN=Low; VOUT=Float; No PMBus Activity | 1.6 | mA |
| QIvdd_dual | Quiescent Low Voltage Supply Current |  | 1.6 | mA |
| SI ${ }_{\text {AVDD_DUAL }}$ | Sleep High Voltage Supply Current | SLEEP_B=Low; VOUT=Float | 1 | mA |
| SIVDD_DUAL | Sleep Low Voltage Supply Current |  | 250 | $\mu \mathrm{A}$ | Note:

1) All voltages referenced to DGND or AGND as appropriate.

Smart Power Switch Controller

## UT05PFD103

Table 10-3: Low Voltage Digital I/O Electrical Characteristics
Unless otherwise noted, the following parameters are tested with AVDD $=4.5 \mathrm{~V}$ and $\mathrm{VDD}=3.0 \mathrm{~V} \& 3.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standard Digital Inputs (Referenced to DGND) PARITY, MRST_B, PMB_EN |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 0.7*VDD |  | V |
| VIL | Low Level Input Voltage |  |  | 0.3*VDD | V |
| IIL | Input Leakage Current | $\begin{aligned} & \text { VDD }=3.6 \mathrm{~V} \\ & \text { INPUT }=0 \mathrm{~V} \text { or VDD } \end{aligned}$ | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{CIN}^{(1)}$ | Input Capacitance |  |  | 7 | pF |

## Standard Digital Inputs with Pull-Ups (Referenced to DGND)

SLEEP_B

| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | $0.7 * \mathrm{VDD}$ |  | V |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  | $0.3 * \mathrm{VDD}$ | V |
| $\mathrm{I}_{\mathrm{IL} \text {-PU }}$ | Input Leakage Current Pull-Up | $\mathrm{VDD}=3.6 \mathrm{~V} ;$ INPUT=0V | -20 | -5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | $\mathrm{VDD}=3.6 \mathrm{~V} ;$ INPUT=VDD |  | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(1)}$ | Input Capacitance |  |  | 7 | pF |

5V Digital Inputs (Referenced to DGND)
INT_VDD_DIS

| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | $0.7^{*}$ AVDD |  | V |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  | $0.3^{*}$ AVDD | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | $\mathrm{AVDD}=5.5 \mathrm{~V} ; \mathrm{VDD}=3.6 \mathrm{~V} ;$ <br> $\mathrm{INPUT}=0 \mathrm{~V}$ or 5.5 V | -1 | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(1)}$ | Input Capacitance |  |  | 7 | pF |

Ternary Inputs (Referenced to DGND)
ADDR0-ADDR4

| $\mathrm{V}_{\text {IH_TERN }}$ | High Level Input Voltage |  | VDD-0.3 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VIm}_{\text {_TERN }}{ }^{(4)}$ | Mid Level Input Voltage |  | VDD/2-0.3 | VDD/2+0.3 | V |
| $\mathrm{V}_{\text {IL_TERN }}$ | Low Level Input Voltage |  |  | 0.6 | V |
| IILL ${ }^{(3)}$ | Low Level Input Leakage Current While Latching ADDR4-ADDR0 | MRST_B=Low; VDD=3.6V; Pin under test: VADDR[x]=0V; | -100 | -20 | $\mu \mathrm{A}$ |
| IILM ${ }^{(3,4)}$ | Mid Level Input Leakage Current While Latching ADDR4-ADDR0 | MRST_B=Low; VDD=3.6V; Pin under test: $\operatorname{VADDR}[\mathrm{x}]=\mathrm{VDD} \div 2$; | 3 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{IILH}^{(3)}$ | High Level Input Leakage Current While Latching ADDR4-ADDR0 | MRST_B=Low; VDD=3.6V; <br> Pin under test: VADDR $[x]=3.6 \mathrm{~V}$; | 20 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{CIN}^{(1)}$ | Input Capacitance |  |  | 7 | pF |

Open Drain Digital Outputs (Referenced to DGND)
PGOOD, CURR_LIM_B

| $\mathrm{VoL}_{\mathrm{ol}}$ | Low Level Output Voltage | ISINK $=4 \mathrm{~mA}$ |  | 0.4 | V |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{sc}}{ }^{(2)}$ | Output Short Circuit Current | VDD $=3.6 \mathrm{~V} ;$ OUTPUT=VDD | 25 | 50 | mA |
| $\mathrm{I}_{\mathrm{oz}}$ | Output Leakage Current | VDD $=3.6 \mathrm{~V} ;$ <br> OUTPUT $=0$ or VDD; | -2 | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{Cout}^{(1)}$ | Input Capacitance |  |  | 7 | pF |

## UT05PFD103

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus I/O with Schmitt Trigger Inputs (Referenced to DGND) SMBCLK1, SMBDIO1, SMBCLK2, SMBDIO2, SMBALERT_B |  |  |  |  |  |
| $\mathrm{V}_{\text {T+ }}$ | Positive Going Input Threshold Voltage |  |  | 1.89 | V |
| $\mathrm{V}_{\text {T- }}$ | Negative Going Input Threshold Voltage |  | 0.8 |  | V |
| $\mathrm{V}_{\mathrm{H}}$ | Threshold Voltage Hysteresis |  | 80 | 550 | mV |
| VoL | Low Level Output Voltage | ISINK $=12 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{Isc1}^{(2)}$ | Output Short Circuit Current | VDD=3.6V; OUTPUT=VDD | 65 | 125 | mA |
| Ioz | Output Leakage Current | $\begin{aligned} & \text { VDD=3.6V; } \\ & \text { OUTPUT }=0 \text { or VDD; } \end{aligned}$ | -2 | 2 | $\mu \mathrm{A}$ |
| $\mathrm{CiO}^{(1)}$ | Input Capacitance |  |  | 10 | pF |
| CSMB_Load ${ }^{(1)}$ | Total SMBus Load Capacitance |  |  | 800 | pF |

Note:

1) Guaranteed by characterization; not tested.
2) Provided as applications information only, neither guaranteed nor tested.
3) Guaranteed by design, not tested.
4) For ADDR4, only, the mid point ternary specifications do not apply because only a HIGH and LOW state are required for the address decoding logic.

Smart Power Switch Controller

## UT05PFD103

Table 10-4: Low Voltage Analog I/O Electrical Characteristics
Unless otherwise noted, the following parameters are tested with $\mathrm{AVDD}=4.5 \mathrm{~V}$ and $\mathrm{VDD}=3.0 \mathrm{~V} \& 3.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Monitor and Overcurrent Analog Comparator (referenced to AGND) IMON |  |  |  |  |  |
| $\mathrm{V}_{\text {IMON_RaNGE }}{ }^{(4)}$ | IMON Operating Voltage Range |  | 0 | VDD | V |
| VImON_a | IMON Voltage Threshold at Current Limit | Detect by $\Delta \mathrm{V}$ on C_FAULT Pin | 1.6 |  | V |
| $\mathrm{V}_{\text {IMON_TOL }}{ }^{(1)}$ | IMON Voltage Threshold Tolerance |  | -60 | 60 | mV |
| $\mathrm{I}_{\text {IMON_CI }}{ }^{(4)}$ | IMON Current at Current Limit | $\mathrm{V}_{\text {IMON }}=1.6 \mathrm{~V}$ | -1 |  | mA |
|  | IMON Current Tolerance at Current Limit | $\mathrm{V}_{\mathrm{T}_{-\mathrm{CL}}}=25 \mathrm{mV}$ | $\pm 1.5$ |  | \% |
| IIMON_TOL ${ }^{(2,4)}$ |  | $\mathrm{V}_{\mathrm{T}_{\text {CL }}}=50 \mathrm{mV}$ | $\pm 2$ |  |  |
|  |  | $\mathrm{V}_{\text {T_CL }}=100 \mathrm{mV}$ | $\pm 2.5$ |  |  |
| Ioz | Output Leakage Current | $\begin{aligned} & \text { VDD }=3.6 \mathrm{~V} ; \mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\text {SENSEM }} \\ & \text { OUTPUT }=0 \mathrm{~V} \text { or VDD } \end{aligned}$ | -2 | 2 | $\mu \mathrm{A}$ |
| RImon ${ }^{(5)}$ | IMON Shunt Resistor | Recommended 1\% Tolerance | 1.6 |  | k $\Omega$ |
| $\mathrm{CImoN}^{(5)}$ | IMON Low Pass Filter Capacitance | $45 \mathrm{kHz} \text { LPF } \approx \frac{1}{2 \pi * R_{\text {IMON }} * C_{\text {IMON }}}$ | 2.2 |  | nF |
| $\mathrm{CIN}^{(3)}$ | Pin Capacitance |  |  | 10 | pF |

Analog Comparator Inputs with Hysteresis (referenced to AGND)
EN_B, EN_INR, EN_OR, UVLO, OVLO, FEEDBACK

| $\mathrm{V}_{\mathrm{T}}$ | Positive Going Input Threshold Voltage |  |  | 1.73 | V |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{T_{-}}$ | Negative Going Input Threshold Voltage |  | 1.43 |  | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Threshold Voltage Hysteresis |  | 35 | 100 | mV |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | VDD $=3.6 \mathrm{~V}$ <br> $0 \mathrm{VV} \leq \mathrm{INPUT} \leq$ VDD; | -2 | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{IN}}{ }^{(3)}$ | Pin Capacitance |  |  | 7 | pF |

## Adjustable Fault Timer (referenced to AGND)

C_FAULT

| $\mathrm{V}_{\text {T_Fault }}$ | Nominal Input Voltage Threshold | Detect by change on CURR_LIM_B | 1.6 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {T_TOL }}$ | Input Threshold Tolerance |  | -45 | 45 | mV |
| ICHARGE | Charging Current |  | -125 | -90 | $\mu \mathrm{A}$ |
| Idischarge | Discharging Current |  | 4.5 | 6.0 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {faultint }}{ }^{(3)}$ | Internal Pin Capacitance |  | 10 |  | pF |

Adjustable Oscillator (referenced to AGND)
C TIMER

| $\mathrm{V}_{\text {T+ }}$ | Positive Going Input Threshold Voltage |  |  | 1.45 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {T- }}$ | Negative Going Input Threshold Voltage |  | 0.6 |  | V |
| $\mathrm{V}_{\mathrm{H}}$ | Threshold Voltage Hysteresis |  | 225 | 450 | mV |
| ICHARGE | Charging Current |  | 4.5 | 6 | $\mu \mathrm{A}$ |
| $\mathrm{Idischarge}^{\text {I }}$ | Discharging Current |  | -6 | -4.5 | $\mu \mathrm{A}$ |
| $\mathrm{Fc}_{\text {c_timer }}$ | Default C_TIMER Frequency | C_TIMER pin capacitance $\sim 7 \mathrm{nF}$ | 600 | 1000 | kHz |
| DC,_timer | C_Timer Duty Cycle | C_TIMER pin capacitance $\sim 7 \mathrm{nF}$ | 45 | 55 | \% |
| $\mathrm{C}_{\text {TIMER_INT }}{ }^{(3)}$ | Internal Pin Capacitance |  | 10 |  | pF |

## Analog Comparator Error Sources

EN_B, EN_INR, EN_OR, UVLO, OVLO, FEEDBACK, IMON, C_FAULT, C_TIMER

| Vos $^{(4,6)}$ | Comparator Offset Voltage | Threshold difference between <br> comparator positive and negative <br> terminals | -10 | +10 | mV |
| :---: | :--- | :--- | :---: | :---: | :---: |
| V1P6 $_{\text {REF_TOL }}(4,6)$ | 1.6 V Reference Voltage Tolerance |  | -40 | +40 | mV |
| Noise ${ }^{(4,6)}$ | Peak-Peak Noise Voltage on AGND |  | -15 | 15 | mV |


| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bias Current Generator (reference to AGND) IREF |  |  |  |  |  |
| $\mathrm{RIIREF}^{(5)}$ | Required IREF Load Resistor | Connected between IREF and GND |  |  | k $\Omega$ |
| $\mathrm{RIREF}_{\text {-TOL }}{ }^{(4)}$ | Recommended IREF Load Resistor Tolerance |  |  |  | \% |
| $V_{\text {IREF }}$ | Voltage at IREF Pin |  | 0.925 | 1.075 | V |
| $\mathrm{CIIREF}^{(3,7)}$ | IREF Pin External Load Capacitance |  |  | 20 | pF |

Note:

1) VImon_tol only includes comparator error sources that are specific to the device: Offset Voltage, Reference Accuracy, and Noise. Effective current limit detection tolerance will increase in a Root Sum Square (RSS) fashion with Imon_tol and user dependent error sources such as $\mathrm{R}_{\text {Imon, }} \mathrm{R}_{\text {sense }}$ and $\mathrm{R}_{\text {set }}$ tolerances.
2) IImon_toL is a function of current sense amplifier error sources (Amplifier Offset Voltage and Gain Error) at the target current limit.
3) Guaranteed by characterization; not tested.
4) Provided as applications information only, neither guaranteed nor tested.
5) Functionally tested only.
6) Effective comparator threshold tolerance can be approximated using root sum square of error sources
(e.g. $\sqrt{\% V_{O S}{ }^{2}+\% V 1 P 6_{R E F_{-} T O L}{ }^{2}+\% N o i s e^{2}+R S E N S E_{T O L}{ }^{2}+R S E T_{T O L}{ }^{2}+R I M O N_{T O L}{ }^{2}}$
7) An external capacitor on the IREF pin is not recommended for normal operation. A probe load up to the specified maximum capacitance is allowed for test and debug purposes.

## UT05PFD103

Table 10-5: Bus Voltage Analog I/O Electrical Characteristics
Unless otherwise noted, the following parameters are tested with AVDD $=4.5 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PMOS Power FET Gate Driver (referenced to AGND) G_OR, G_INR |  |  |  |  |  |
| Voff | Power FET Gate OFF Voltage |  | $\begin{gathered} \hline \text { AVDD } \\ -0.1 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { AVDD } \\ & +0.1 \\ & \hline \end{aligned}$ | V |
| Von | Power FET Gate ON Voltage | AVDD $=5.5 \mathrm{~V}$ | 0 | +0.5 | V |
| $\mathrm{R}_{\text {PU_FAST }}$ | Fast Gate Driver Pull-Up Resistance | AVDD $=5.5 \mathrm{~V}$ | 3 | 12 | $\Omega$ |
| $\mathrm{R}_{\text {PU_NORM }}$ | Normal Gate Driver Pull-Up Resistance | AVDD $=5.5 \mathrm{~V}$ | 20K | 42K | $\Omega$ |
| $\mathrm{R}_{\text {PD_INR }}$ | INR Gate Driver Pull-Down Resistance | AVDD $=5.5 \mathrm{~V}$ | 140K | 260K | $\Omega$ |
| $\mathrm{R}_{\text {PD_OR }}$ | OR Gate Driver Pull-Down Resistance | AVDD $=5.5 \mathrm{~V}$ | 70K | 130K | $\Omega$ |
| $\mathrm{I}_{\text {воот }}$ | Driver Pull-down Bootstrap Current | AVDD $=5.5 \mathrm{~V}$ | 8 | 30 | $\mu \mathrm{A}$ |
| $\mathrm{Cout}^{(1)}$ | Pin Capacitance |  |  | 20 | pF |

Miller Capacitance (referenced to AGND)

| C_Miller |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {FS }}{ }^{(2)}$ | Full-Scale Voltage Range | AVDD $=5.5 \mathrm{~V}$ | 0 | AVDD | V |
| $\mathrm{RPU}^{(2,3)}$ | Charging/Pull-Up Resistance | MRST_B=LOW | 3 | 12 | $\Omega$ |
|  |  | During Short Circuit Break | 3 | 12 |  |
|  |  | During Normal Gate Driver Disable | 20K | 42K |  |
| $\mathrm{RPD}^{(2)}$ | Discharging/Pull-Down Resistance |  | 140K | 260K | $\Omega$ |
| $\mathrm{CIN}^{(1)}$ | Pin Capacitance |  |  | 10 | pF |
| Input and Output Bus Voltage Monitor (referenced to AGND) VIN, VOUT |  |  |  |  |  |
| $\mathrm{V}_{\text {FS }}{ }^{(4)}$ | Full-Scale Voltage Range |  | 0 | 6.5 | V |
| $\mathrm{RIN}^{(2)}$ | Input Resistance |  | 5.5 | 11 | $\mathrm{M} \Omega$ |
| $\mathrm{I}_{\text {IN }}$ | Input Current | AVDD $=$ VIN=VOUT $=5.5 \mathrm{~V}$ | 0.575 | 1.25 | $\mu \mathrm{A}$ |
| $\mathrm{CIN}^{(1)}$ | Pin Capacitance |  |  | 10 | pF |

Chopper Stabilized High-Side Current Sense Amplifier (referenced to VZ5_HS)

| $\mathrm{V}_{\text {T_L }}$ | Current Limit Threshold $\left(V_{\text {AVDD }}-V_{\text {Sensem }}\right)$ | $\begin{aligned} & \text { G_INR=LOW }(\approx 0 V) \\ & \text { EN_INR=HIGH } \\ & \text { EN_B=LOW } \end{aligned}$ | $\mathrm{R}_{\text {set }}=25 \Omega$ | 22 | 29 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Rstet $=50 \Omega$ | 45 | 58 |  |
|  |  |  | Rset $=100 \Omega$ | 90 | 110 |  |
| Rset_toL ${ }^{(2)}$ | Recommended Rset Tolerance |  |  | $\pm 0.1$ |  | \% |
| Vos ${ }^{(2)}$ | Input Offset Voltage | $\left(\mathrm{V}_{\text {AVdd }}-\mathrm{V}_{\text {Sensem }}\right)<5 \mathrm{mV}$ |  | -4.8 | 4.8 | mV |
|  |  | $\left(\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\text {SENSEM }}\right)>5 \mathrm{mV}$ |  | -200 | 200 | $\mu \mathrm{V}$ |
| $\mathrm{GERR}^{(2)}$ | Gain Error at IMON | @ 20\% of $\mathrm{V}_{\text {T_CL }}$ | $\mathrm{V}_{\text {_ }_{-}}=25 \mathrm{mV}$ | $\pm 6.9$ |  | \% |
|  |  |  | $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}=50 \mathrm{mV}$ | $\pm 3.4$ |  |  |
|  |  |  | $\mathrm{V}_{\text {T_L }}=100 \mathrm{mV}$ |  |  |  |
|  |  | @ 100\% of $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}$ | $\mathrm{V}_{\text {T_L }^{\text {cl }} \text { }=25 \mathrm{mV}}$ | $\pm 0.6$ |  |  |
|  |  |  |  |  |  |  |
|  |  |  | $\mathrm{V}_{\text {T_L }^{\text {cL }}}=100 \mathrm{mV}$ |  |  |  |
| VCMR ${ }^{(2)}$ | Common Mode Voltage Range |  |  | $\begin{gathered} \hline \text { AVDD } \\ -0.5 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { AVDD } \\ +0.5 \\ \hline \end{array}$ | V |
| CMRR ${ }^{(2)}$ | Common Mode Rejection Ratio |  |  |  | -75 | dB |
| PSRR ${ }^{(2)}$ | Power Supply Rejection Ratio |  |  |  | -60 | dB |
| $\mathrm{CIN}^{(1)}$ | Internal Pin Capacitance |  |  |  | 10 | pF |

Symbol Parameter $\quad$ Conditions $\quad$ Min $\quad$ Max $\quad$ Units

Fast Short Circuit and Reverse Current Detect Comparator (referenced to AGND)
SENSEP (+), SENSEM (-) of Short Circuit Comparator and RVRSP (+), VIN (-) of Reverse Current Comparator

| $\mathrm{V}_{\text {T-SC }}$ | Short Circuit Fault Threshold ( $\mathrm{V}_{\text {AVdd }}-\mathrm{V}_{\text {sensem }}$ ) <br> $R_{F A S T} * I_{B I A S}=R_{S E N S E} * I_{S C}$ | $\mathrm{R}_{\text {FAST }}=875 \Omega$ | 28 | 44 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{R}_{\text {FAST }}=5 \mathrm{k} \Omega$ | 185 | 230 |  |
|  |  | $\mathrm{R}_{\text {fast }}=10 \mathrm{k} \Omega$ | 370 | 460 |  |
| $\mathrm{RFast}^{(4)}$ | Recommended Short Circuit Threshold Setting Resistor | Recommended Tolerance $\pm 0.1 \%$ | 0.875 | 10 | k $\Omega$ |
| $\mathrm{V}_{\text {T_RVRS }}$ | Reverse Current Fault Threshold ( $\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\mathrm{VII}}$ ) <br> $R_{\text {RVRS }} * I_{\text {BIAS }}=R_{\text {FET_RDSON }} * I_{\text {RVRS }}$ | $\mathrm{R}_{\text {RVRSP }}=2.5 \mathrm{k} \Omega$ | 85 | 115 | mV |
|  |  | $\mathrm{R}_{\text {RVRSP }}=5 \mathrm{k} \Omega$ | 185 | 230 |  |
|  |  | $\mathrm{R}_{\text {RVKSP }}=10 \mathrm{k} \Omega$ | 370 | 460 |  |
| $\mathrm{R}_{\text {RVRSP }}{ }^{(4)}$ | Recommended Reverse Current Fault Threshold Setting Resistor | Recommended Tolerance $\pm 0.1 \%$ | 2.5 | 10 | k $\Omega$ |
| $\mathrm{Vos}^{(2)}$ | Input Offset Voltage |  | -5 | 5 | mV |
| $\mathrm{I}_{\text {BIAS }}$ | SENSEP and RVRSP Input Bias Current |  | 40 |  | $\mu \mathrm{A}$ |
| IBias_toL | SENSEP and RVRSP Input Bias Current Tolerance |  | -4 | +6 | $\mu \mathrm{A}$ |
| VCMR ${ }^{(2)}$ | Common Mode Voltage Range |  | 1.5 | $\begin{array}{r} \hline \text { AVDD } \\ +0.1 \\ \hline \end{array}$ | V |
| CMRR ${ }^{(2)}$ | Common Mode Rejection Ratio |  |  | -60 | dB |
| PSRR ${ }^{(2)}$ | Power Supply Rejection Ratio |  |  | -60 | dB |
| $\mathrm{CIN}^{(1)}$ | Internal Pin Capacitance |  |  | 10 | pF |

Note:

1) Guaranteed by characterization; not tested.
2) Provided as applications information only, neither guaranteed nor tested.
3) The charging (Pull-Up) resistance on the C_MILLER pin depends on the condition commanding the pin to AVDD. During reset (Power-on-reset, and manual reset) and short circuit detection, C_MILLER is charged with an independent pull-up from standard gate driver controls. All other commanded (e.g. EN_INR, EN_OR, etc) and fault driven (e.g. UVLO, Overcurrent, etc.) disabling of G_INR rely on the normal G_INR pull-up resistance to charge C_MILLER to AVDD.
4) Functionally tested only.

Smart Power Switch Controller

## UT05PFD103

Table 10-6: Three Channel Analog-to-Digital Converter Characteristics
Unless otherwise noted, the following parameters are tested with AVDD $=6.5 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V}$ \& 3.6 V
Symbol Parameter $\quad$ Conditions $\quad$ Min Max Units
ADC with 3-Channel Analog Mux Functional Characteristics (referenced to AGND)

| $\mathrm{ADC}_{\text {RES }}{ }^{(3)}$ | ADC Resolution |  | 10 |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ADC}_{\text {FSV }}{ }^{(4)}$ | ADC Full-Scale Voltage | Can be approximated by $\mathrm{V}_{\text {IREF }}$ * 2 | 1.85 | 2.15 | V |
| ADCLSB ${ }^{(4)}$ | ADC Least Significant Bit |  | 1.81 | 2.1 | mV |
| $\mathrm{ADCa}_{\text {AcQ_ch }}{ }^{(1)}$ | ADC Channel Acquisition Time | Time to sample and convert any of VOUT, VIN, or IMON |  | 5 | $\mathrm{ms} / \mathrm{s}$ |
| ADC RR _CYCLE $^{(1)}$ | ADC Round Robin Cycle Time | Time to Convert and Acquire VOUT, VIN, and IMON | 65 | 131 | $\begin{gathered} \mathrm{ms} / \mathrm{cy} \\ \mathrm{c} \\ \hline \end{gathered}$ |
| INL ${ }^{(4)}$ | Integral Non-Linearity | $\begin{aligned} & 20 \% \text { FSV } \leq \text { ADC Input } \leq 80 \% \text { FSV } \\ & \text { AVDD }=6.5 \mathrm{~V} \end{aligned}$ | $\pm 5$ |  | LSB |
| DNL ${ }^{(4)}$ | Differential Non-Linearity | $20 \%$ FSV $\leq$ ADC Input $\leq 80 \%$ FSV | $\pm 0.95$ |  | LSB |
| ERRoffset ${ }^{(4)}$ | ADC Offset Error |  | $\pm 20$ |  | LSB |
| ERR ${ }_{\text {gain }}$ | ADC Gain Error | Calculated by: $E_{\text {GAIN }}=\frac{V_{S F V}-V_{\text {OFFSET }}}{V_{L S B}}-\left(2^{10}-2\right)$ | $\pm 40$ |  | LSB |
| CMRR ${ }^{(1)}$ | Common Mode Rejection Ratio |  |  | -80 | dB |
| PSRR ${ }^{(1)}$ | Power Supply Rejection Ratio | $\Delta \mathrm{VDD}=300 \mathrm{mV}$ |  | -70 | dB |
| RChnL ${ }^{(1)}$ | Analog Mux Channel Resistance | $0.0 \mathrm{~V} \leq \mathrm{ADC}$ Input $\leq 2.0 \mathrm{~V}$ | 218 | 4640 | $\Omega$ |
| $\mathrm{CH}_{\text {ISO }}{ }^{(1)}$ | Channel-to-Channel Isolation | $\Delta$ Aggressor Channel $=1 \mathrm{~V}$ |  | -80 | dB |

ADC Telemetry Input Characteristics (referenced to AGND)
VIN, VOUT, IMON (Inputs); Results Obtained from PMBus Commands (88h, 8Bh, 8Ch)

| $\mathrm{VIN}_{\text {FsV }}{ }^{(4)}$ | VIN Full-Scale Voltage | For Code Calculation purposes; AVDD $=6.5 \mathrm{~V}$ |  | 40 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN LSB $^{(4)}$ | VIN Least Significant Bit | $V_{I N}{ }_{L S B}=\frac{A D C_{F S V}}{1024} * 20$ |  | 36.13 | 41.99 | $\mathrm{mV} / \mathrm{bit}$ |
| $\mathrm{VIN}_{\text {Gain }}{ }^{(1)}$ | VIN Gain |  |  | 0.05 |  | V/V |
| VININACURACY $^{(1,2,4)}$ | VIN Inaccuracy at ADC Output | Measured at Full-Scale Voltage |  | $\pm 7.5$ |  | \% |
| $\mathrm{VOUT}_{\text {FSV }}{ }^{(4)}$ | VOUT Full-Scale Voltage | For Code Calculation purposes; AVDD $=6.5 \mathrm{~V}$ |  | 40 |  | V |
| VOUT ${ }_{\text {LSB }}{ }^{(4)}$ | VOUT Least Significant Bit | $\text { VOUT }_{L S B}=\frac{A D C_{F S V}}{1024} * 20$ |  | 36.13 | 41.99 | mV/bit |
| VOUT Gain $^{(1)}$ | VOUT Gain |  |  |  |  | V/V |
| VOUTinaccuracy $(1,2,4)$ | VOUT Inaccuracy at ADC Output | Measured at Full-S |  |  |  | \% |
| IMON LSB $^{(1)}$ | IMON Least Significant Bit | $I M O N_{L},$ | $\frac{A D C_{F S}}{R_{I M O N}} * \frac{1}{1024}$ |  |  | mA/bit |
| IMONGAIN ${ }^{(1)}$ | IMON Gain | $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}=25 \mathrm{mV}$ |  |  |  | V/V |
|  |  | $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}=50 \mathrm{mV}$ |  |  |  | V/V |
|  |  | $\mathrm{V}_{\text {T_c }^{\text {cL }}}=100 \mathrm{mV}$ |  |  |  | V/V |
| IMON $_{(1,2)}$ | IMON Inaccuracy at ADC Output | @ 20\% of $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}$ | $\mathrm{V}_{\mathrm{T}_{-\mathrm{CL}}}=25 \mathrm{mV}$ |  |  | \% |
|  |  |  | $\mathrm{V}_{\mathrm{T}_{\text {Cl }}}=50 \mathrm{mV}$ |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}=100 \mathrm{mV}$ |  |  |  |
|  |  | @ 100\% of $\mathrm{V}_{\text {T_CL }}$ | $\mathrm{V}_{\mathrm{T}_{\text {Cl }}}=25 \mathrm{mV}$ | $\pm 2$ |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{T}_{\text {Cl }}}=50 \mathrm{mV}$ |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{T}_{-} \mathrm{CL}}=100 \mathrm{mV}$ |  |  |  |

Note:

1) Provided as applications information only, neither guaranteed nor tested.
2) Accuracy at the ADC output includes all device specific errors sources (e.g. gain errors, offsets, noise, etc.). It does not include the contribution of externally selected user components like resistor tolerances.
3) Functionally tested only.
4) Calculated form best fist least mean squares method.


LSB
0.00195313

Figure 10-1. ADC Ideal Transfer Function

Smart Power Switch Controller

## UT05PFD103

## 11 Timing Characteristics

(AVDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{VDD}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V},-55^{\circ} \mathrm{C}<\mathrm{T} \mathrm{c}<+125^{\circ} \mathrm{C}$ );
Unless otherwise noted, $\mathrm{T}_{\mathrm{c}}$ is per the temperature range ordered.
Table 11-1: Current Limit Response Timing
Unless otherwise noted, the following parameters are tested with $\mathrm{AVDD}=4.5 \mathrm{~V}$ \& 5.5 V and $\mathrm{VDD}=3.0 \mathrm{~V}$ \& 3.6V

| Symbol | Parameter | Condition | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { RIMON }=1.6 \mathrm{k} \Omega ; \mathrm{C}_{\text {IMON }}=2.2 \mathrm{nF} ; \mathrm{C}_{2} \text { FAULT }=\text { Open }(<10 \mathrm{pF}) ; \\ & \text { EN_B }=\text { LOW } ; \text { MRST_B }=\text { SLEEP_B }=\text { HIGH; PMB_EN }=\text { EN_OR = HIGH or LOW; } \end{aligned}$ |  |  |  |  |  |
| $\mathrm{tCLLINR}{ }^{1)}$ | Current Limit Detection to G_INR HIGH | ( $\left.\mathrm{V}_{\text {AVID }}-\mathrm{V}_{\text {SENSEM }}\right)$ transition from 0 V to $1.25^{*} \mathrm{~V}_{\mathrm{T}_{-}}$cL |  | 38 | $\mu \mathrm{S}$ |
| tcleimon | Current Limit Detection to IMON HIGH | ( $\mathrm{V}_{\text {AVIDD }}-\mathrm{V}_{\text {SENSEM }}$ ) transition from 0 V to $1.25^{*} \mathrm{~V}_{\mathrm{T}_{-} \mathrm{CL}}$ |  | 22 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {IMON2FLT }}$ | IMON HIGH to C_FAULT HIGH | $\mathrm{AVDD}=4.5 \mathrm{~V}$ |  | 6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FLT2CLB }}$ | C_FAULT HIGH to CURR_LIM_B LOW |  |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FLT2OFF }}{ }^{(1)}$ | C_FAULT HIGH to G_INR HIGH | $\mathrm{AVDD}=4.5 \mathrm{~V}$ |  | 12 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {MRBLLFLTL }}$ | MRST_B LOW to C_FAULT LOW | $\mathrm{AVDD}=4.5 \mathrm{~V}$ |  | 4 | $\mu \mathrm{s}$ |
| tCLb_RESET | CURR_LIM_B Reset Delay | $\begin{aligned} & \text { AVDD }=4.5 \mathrm{~V} ; \\ & \text { RPULL-UP }=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF} \end{aligned}$ |  | 1 | $\mu \mathrm{s}$ |

Note:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.


Figure 11-1. Current Limit Response Timing Diagram

## UT05PFD103

Table 11-2: Reverse Current and short Circuit Break Timing
Unless otherwise noted, the following parameters are tested with AVDD $=4.5 \mathrm{~V} \& 5.5 \mathrm{~V}$ and $\mathrm{VDD}=3.0 \mathrm{~V} \& 3.6 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN_B = LOW; EN_INR = EN_OR = HIGH; SLEEP_B = HIGH; PMB_EN = X; |  |  |  |  |  |
| $\mathrm{t}_{\text {BREAK_INR }}{ }^{(1)}$ | INR FET Short Circuit Break Timing | ( $\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\text {SENSEM }}$ ) transitions from 0 mV to $1.25^{*} \mathrm{~V}_{\mathrm{T} \text { _sc }}$ |  | 500 | ns |
| trreak_or $^{(1)}$ | OR FET Reverse Current Break Timing | ( $\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\text {VIN }}$ ) transitions from 0 mV to $1.25^{*} \mathrm{~V}_{\text {T_RVRS }}$ |  | 500 | ns |
| $\mathrm{t}_{\text {SC2CLBL }}$ | Short Circuit Detect to CURR_LIM_B LOW | ( $\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\text {SENSEM }}$ ) transitions from 0 mV to $1.25^{*} \mathrm{~V}_{\mathrm{T} \text { sc }}$ |  | 10 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {RVRS2CLBL }}$ | Reverse Current Detect to CURR_LIM_B LOW | ( $\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\mathrm{VIN}}$ ) transitions from 0 mV to $1.25^{*} \mathrm{~V}_{\mathrm{T} \text { _RVRS }}$ |  | 10 | $\mu \mathrm{S}$ |
| tCLB_RESET | CURR_LIM_B Reset Delay | AVDD $=4.5 \mathrm{~V} ; \mathrm{R}_{\text {PULL-UP }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}$ |  | 5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {RETRIGGER }}{ }^{(2)}$ | Retrigger Delay | CURR_LIM_B $\uparrow$ to MRST_B $\uparrow$ | 0 |  | ns |

Notes:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.
2) Provided as applications information only, neither guaranteed nor tested.


Figure 11-2. Reverse Current and Short Circuit Break Timing Diagram

## UT05PFD103

Table 11-3: Voltage Fault and PGOOD Timing Unless otherwise noted, the following parameters are tested with AVDD $=5.5 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V}$ \& 3.6 V

| Symbol | Parameter | Conditions | Min | Min | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MRST_B = SLEEP_B = HIGH; PMB_EN = EN_OR = X; EN_B=LOW; EN_INR = HIGH |  |  |  |  |  |
| $\mathrm{t}_{\text {LOCKOUT }}{ }^{(1)}$ | OVLO/UVLO Lockout ON Delay | OVLO $\uparrow$ or UVLO $\downarrow$ to G_INR $\uparrow$ |  | 40 | $\mu \mathrm{s}$ |
| tıock2PGL | OVLO/UVLO to PGOOD False Delay | OVLO $\uparrow$ or UVLO $\downarrow$ to PGOOD $\downarrow$ |  | 5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {LOCKOFF }}{ }^{(1)}$ | OVLO/UVLO Lockout OFF Delay | OVLO $\downarrow$ or UVLO $\uparrow$ to G_INR $\downarrow$ |  | 40 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {PGOOD } 1}$ | OVLO/UVLO to PGOOD True Delay | OVLO $\downarrow$ or UVLO $\uparrow$ to PGOOD $\uparrow$ |  | 5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {FBL2PGL }}$ | FEEDBACK to PGOOD False Delay | FEEDBACK $\downarrow$ to PGOOD $\downarrow$ |  | 10 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {PGOOD2 }}$ | FEEDBACK to PGOOD True Delay | FEEDBACK $\uparrow$ to PGOOD $\uparrow$ |  | 10 | $\mu \mathrm{s}$ |

Note:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.


Figure 11-3. Voltage Fault and PGOOD Timing Diagram

## UT05PFD103

Table 11-4:Commanded Enable and Disable Timing
Unless otherwise noted, the following parameters are tested with AVDD $=5.5 \mathrm{~V}$ and $\mathrm{VDD}=3.0 \mathrm{~V} \& 3.6 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MRST_B = SLEEP_B = HIGH; PMB_EN = X |  |  |  |  |  |
| $\mathrm{t}_{\text {IIS_INR }}{ }^{(1)}$ | EN_INR False to G_INR Disabled | EN_B = LOW; EN_OR = X |  | 40 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EN_INR }}{ }^{(1)}$ | EN_INR True to G_INR Enabled | EN_B = LOW; EN_OR = X |  | 40 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DIS_OR }}{ }^{(1)}$ | EN_OR False to G_OR Disabled | EN_B = LOW; EN_INR = X |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EN_OR }}{ }^{(1)}$ | EN_OR True to G_OR Enabled | EN_B = LOW; EN_INR = X |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DIS_ALL }}{ }^{(1)}$ | EN_B False to G_INR \& G_OR Disabled | EN_INR = HIGH; G_INR Rising |  | 40 | $\mu \mathrm{s}$ |
|  |  | EN_OR = HIGH; G_OR Rising |  | 10 | $\mu \mathrm{s}$ |
| ten_ALL ${ }^{(1)}$ | EN_B True to G_INR \& G_OR Enabled | EN_INR = HIGH; G_INR Falling |  | 40 | $\mu \mathrm{s}$ |
|  |  | EN_OR = HIGH; G_OR Falling |  | 10 | $\mu \mathrm{s}$ |

Note:

1) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.


Figure 11-4. Commanded Enable and Disable Timing Diagram

Table 11-5: Power Up/Down and Reset Timings

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| In dual supply mode (INT_VDD_DIS = AVDD) AVDD $\geq$ (VDD - 0.5V) unless Power Switch ORing is implemented. In single supply mode (INT_VDD_DIS = DGND) VDD will track AVDD until it reaches its regulated voltage. |  |  |  |  |  |
| $\mathrm{t}_{\text {MRST_POR_OFF }}{ }^{(1)}$ | AVDD \& VDD On to MRST_B False |  | 50 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AVDDH2PGH }}{ }^{(2)}$ | AVDD HIGH to PGOOD True |  |  | 90 | $\mu \mathrm{S}$ |
| $\mathrm{tvDDH2PGH}^{(2)}$ | VDD HIGH to PGOOD True |  |  | 90 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AVDDL2PGL }}{ }^{(2)}$ | AVDD LOW to PGOOD False |  |  | 90 | $\mu \mathrm{S}$ |
| tvdDL2PGL | VDD LOW to PGOOD False |  |  | 90 | $\mu \mathrm{S}$ |

Notes:

1) Functionally tested only
2) Provided as applications information only, neither guaranteed nor tested.

* Note: If ORing FET is not included, then power sequencing with AVDD $\geq$ (VDD-0.5V) must be observed at all times as shown below .


[^0]Figure 11-5. Power Up/Down and Reset Timing Diagram

## UT05PFD103

Table 11-6: Master Reset Timing
Unless otherwise noted, the following parameters are tested with AVDD $=5.5 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V}$ \& 3.6 V

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN_INR = EN_OR = SLEEP_B = UVLO = FEEDBACK = HIGH; <br> $E N B=O V L O=L O W$ |  |  |  |  |  |
| $\mathrm{t}_{\text {MRSTB_LOW }}{ }^{(1)}$ | MRST_B Pulse Width LOW |  | 50 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SETUP }}{ }^{(1)}$ | Configuration Inputs SETUP time to MRST_B False | PMB_EN = HIGH | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HOLD }}{ }^{(1)}$ | Configuration Inputs HOLD time from MRST_B False | PMB_EN = HIGH | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MRSTBH2SMBRDY }}{ }^{(1)}$ | MRST_B Deassertion to SMBus Ready for Communication | PMB_EN = HIGH |  | 100 | $\mu \mathrm{S}$ |
| tmRSTBLIINR_DIS $^{(2)}$ | MRST_B True to G_INR Disabled | PMB_EN=LOW |  | 500 | ns |
| $\mathrm{t}_{\text {MRSTBH2INR_EN }}{ }^{(2)}$ | MRST_B False to G_INR Enabled | PMB_EN=LOW |  | 40 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {MRSTBL2OR_DIS }}{ }^{(2)}$ | MRST_B True to G_OR Disabled | PMB_EN=LOW |  | 500 | ns |
| $\mathrm{tmRSTBH2OR} \mathrm{\_EN}^{(2)}$ | MRST_B False to G_OR Enabled | PMB_EN=LOW |  | 10 | $\mu \mathrm{S}$ | Notes:

1) Functionally tested only.
2) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.


Figure 11-6. Master Reset Timing Diagram

## UT05PFD103

Table 11-7: Sleep Timing
Unless otherwise noted, the following parameters are tested with AVDD $=5.5 \mathrm{~V}$ and $\mathrm{VDD}=3.0 \mathrm{~V}$ \& 3.6V

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN_INR = EN_OR = PMB_EN = MRST_B = UVLO = HIGH;$\mathrm{EN} B=\mathrm{OVLO}=\mathrm{FEEDBACK}=\mathrm{LOW}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {SLEEP_ON }}{ }^{(1)}$ | Time to Enter Sleep Mode |  |  | 100 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SLEEP_OFF }}{ }^{(1)}$ | Time to Exit Sleep Mode |  |  | 100 | $\mu \mathrm{S}$ |
| tsLPLIINR_DIS ${ }^{(2)}$ | SLEEP_B True to G_INR Disabled |  |  | 50 | $\mu \mathrm{s}$ |
| tsLPH2INR_EN ${ }^{(1)}$ | SLEEP_B False to G_INR Enabled |  |  | 70 | $\mu \mathrm{S}$ |
| tsLPL2OR_DIS ${ }^{(2)}$ | SLEEP_B True to G_OR Disabled |  |  | 50 | $\mu \mathrm{S}$ |
| tSLPH2OR_EN ${ }^{(1)}$ | SLEEP_B False to G_OR Enabled |  |  | 20 | $\mu \mathrm{S}$ |

Notes:

1) Provided as applications information only, neither guaranteed nor tested.
2) Test performed without contribution of Miller Capacitance or Gate Charge on pin under test.


Figure 11-7. Sleep Timing Diagram

## UT05PFD103

Table 11-8: Master Reset and Sleep Timing
Unless otherwise noted, the following parameters are tested with AVDD $=4.5 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V}$ \& 3.6 V

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MRST_B = SLEEP_B = HIGH; PMB_EN = HIGH; |  |  |  |  |  |
| $\mathrm{t}_{\text {H_Start }}$ | SMBCLK Hold Time After (REPEATED) Start Condition |  | 0.6 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {__DATA_IN }}{ }^{(1)}$ | SMBDIO Input Hold Time After SMBCLK |  | 0 |  | ns |
| ts _DATA_IN ${ }^{(1)}$ | SMBDIO Input Setup Time Before SMBCLK |  | 100 |  | ns |
| DATA_OUT ${ }^{(2)}$ | SMBDIO Output Data Valid After SMBCLK |  |  | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {S_START }}$ | SMBCLK Setup Time Before REPEATED START Condition |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {S_STOP }}$ | SMBCLK Setup Time Before STOP Condition |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BUF }}$ | Bus Free Time Between STOP and START Condition |  | 1.3 |  | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\text {SMB }}$ | SMBus Operating Frequency |  |  | 400 | kHz |
| TSMB | SMBCLK Period |  | 2.5 |  | $\mu \mathrm{s}$ |
| tscl_Low | SMBCLK LOW Time |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SCL_HIGH }}$ | SMBCLK HIGH Time |  | 0.6 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FALL }}{ }^{(4)}$ | SMBCLK/SMBDIO Fall Time |  |  | 300 | ns |
| $\mathrm{t}_{\text {RISE }}{ }^{(4)}$ | SMBCLK/SMBDIO Rise Time |  |  | 300 | ns |
| $\mathrm{t}_{\text {NOISE_SPIKE }}{ }^{(3,4)}$ | Noise Spike Suppression Time |  |  | 50 | ns |

Notes:

1) SMBDIO input setup and hold times must be assured at the corresponding pins of the UT05PFD103 in relation to the input threshold voltages $\mathrm{V}_{\mathrm{T}+}$ (rising edge) and $\mathrm{V}_{\mathrm{T}}$ (falling edge).
2) SMBDIO out will be valid (above/below threshold voltage) at the corresponding UT05PFD103 pin the specified duration after SMBCLK is detected LOW. Cload $=40 \mathrm{pF}$.
3) Noise spikes up to the maximum Noise Spike Suppression time will be filtered by the UT05PFD103.
4) Provided as applications information only, neither guaranteed nor tested.


Figure 11-8. SMBus Timing Diagram

## UT05PFD103



Figure 11-9. SMBus IO Test Load

Smart Power Switch Controller

## UT05PFD103

## 12 Typical Performance Characteristics ${ }^{(1)}$


Temperature ( ${ }^{\circ} \mathrm{C}$ )
INR Gate Driver ON Voltage
[ $\mathrm{V}_{\mathrm{ON}}=\mathrm{V}(\mathrm{AVDD})-\mathrm{V}\left(\mathrm{G}_{-} \mathrm{INR}\right)$ ]


Temperature ( ${ }^{\circ} \mathrm{C}$ )

G_INR Gate Driver ON Impedance


G_INR Gate Driver Slow OFF Impedance



G_OR Gate Driver ON Impedance

|  | TBC |
| :---: | :---: |

Smart Power Switch Controller

## UT05PFD103

| OR Gate Driver ON Voltage [V ${ }_{\text {ON }}=\mathrm{V}(\mathrm{AVDD})-\mathrm{V}(\mathrm{G}$ _OR)] | G_OR Gate Driver Slow OFF Impedance |
| :---: | :---: |
|  |  |
| Reverse Current Comparator Threshold (V $\mathrm{T}_{\text {_RVRS }}$ @ RVRSP) | Reverse Current Comparator Bias ( $\mathrm{I}_{\text {BIAS }}$ @ RVRSP) |
|  |  |
| Temperature ( ${ }^{\circ} \mathrm{C}$ ) | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |
| Short Circuit Comparator Threshold ( $\mathrm{V}_{\text {T_sc }}$ @ SENSEP) | Short Circuit Comparator Bias (I $\mathrm{I}_{\text {BIAS }}$ @ SENSEP) |
|  |  |
| Temperature ( ${ }^{\circ} \mathrm{C}$ ) | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |



Temperature ( ${ }^{\circ} \mathrm{C}$ )


Temperature ( ${ }^{\circ} \mathrm{C}$ )

G_OR Gate Driver Slow OFF Impedance


Temperature

## UT05PFD103



Smart Power Switch Controller

## UT05PFD103



Smart Power Switch Controller

## UT05PFD103



## UT05PFD103



Smart Power Switch Controller

## UT05PFD103

| EN_OR Positive Threshold Voltages ( $\mathrm{V}_{\mathrm{T}_{+} \text {) }}$ | EN_INR Positive Threshold Voltages ( $\mathrm{V}_{T+}$ ) |
| :---: | :---: |
|  |  |
| Temperature ( ${ }^{\circ} \mathrm{C}$ ) | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |
| EN_OR Negative Threshold Voltages ( $\mathrm{V}_{T}$ - ) | EN_INR Negative Threshold Voltages ( $\mathrm{V}_{T-}$ ) |
| Temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |
| EN_OR Voltage Hysteresis | EN_INR Voltage Hysteresis |
|  |  |
| Temperature | Temperature |


| IMON Input Voltage Threshold | I_REF Output Voltage [V(I_REF)] |
| :---: | :---: |
| TBC |  |
| Temperature | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |
|  |  |
|  |  |
|  |  |

## UT05PFD103

|  | VIN Pin Current to AGND |  | VOUT Pin Current to AGND |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{I}_{\text {VIN }} @ V_{\text {VIN }}=40 \mathrm{~V} \\ & \mathrm{I}_{\text {vin }} @ V_{\text {vin }}=\mathbf{2 0 V} \\ & \mathbf{I}_{\text {VIN }} @ V_{\text {vin }}=10 \mathrm{l} \end{aligned}$ | H ¢ U U | TBC <br> $I_{\text {vout }}$ @ $\mathrm{V}_{\text {vout }}=40 \mathrm{~V}$ <br> Ivout @ V vout $=20 \mathrm{~V}$ <br> $I_{\text {vout }}$ @ $V_{\text {vout }}=10 \mathrm{~V}$ |
|  | Temperature |  | Temperature |
| Active Single Supply Current |  |  | Active Dual Supply Current |
|  |  | 苞 | TBC <br> $\mathrm{AI}_{\text {Avdd }} @$ AVDD $=8 \mathrm{~V} ; \mathrm{VDD}=3.0 \mathrm{~V}$ <br> AIvDD @ AVDD $=8 \mathrm{~V} ; \mathrm{VDD}=3.0 \mathrm{~V}$ <br> $\mathrm{AI}_{\text {avDd }} @$ AVDD = 28V; VDD $=3.3 \mathrm{~V}$ <br> AIvdd @ AVDD = 28V; VDD = 3.3V <br> $\mathrm{AI}_{\text {AVDD }} @$ AVDD $=36 \mathrm{~V} ; \mathrm{VDD}=3.6 \mathrm{~V}$ <br> AIvdd @ AVDD = 36V; VDD $=3.6 \mathrm{~V}$ |
| Temperature |  |  | Temperature |
| Sleep Single Supply Current |  |  | Sleep Dual Supply Current |
|  |  | 苞 | TBC <br> $\mathrm{SI}_{\text {AVDD }} @$ AVDD $=8 \mathrm{~V} ; \mathrm{VDD}=3.0 \mathrm{~V}$ <br> SIvod @ AVDD = 8V; VDD = 3.0V <br> $\mathrm{SI}_{\text {AvDD }} @$ AVDD $=28 \mathrm{~V} ; \mathrm{VDD}=3.3 \mathrm{~V}$ <br> SIvdd @ AVDD = 28V; VDD $=3.3 \mathrm{~V}$ <br> $\mathrm{SI}_{\text {AVDD }}$ @ AVDD $=36 \mathrm{~V} ; \mathrm{VDD}=3.6 \mathrm{~V}$ <br> SIvod @ AVDD = 36V; VDD $=3.6 \mathrm{~V}$ |
| Temperature |  |  | Temperature |



Smart Power Switch Controller

## UT05PFD103



| ADC Differential Non-Linearity |
| :---: | :---: | :---: |

## UT05PFD103

## 13 Detailed Functional Description

The following sections detail the UT05PFD103 features and operational behavior in detail.

### 13.1 PMBus $^{\text {TM }}$ / SMBus Functional Description

Power Management Bus (PMBus ${ }^{\text {TM }}$ ) is a powerful communication protocol standard finding extensive use in commercial power system management applications. PMBus ${ }^{T \mathrm{M}}$ applies a protocol transport layer to configure, control, and gather data \& telemetry from targeted power system component via an SMBus network layer. The SMBus network layer of the protocol stack performs packetization and handles bus commands delivered over an $\mathrm{I}^{2} \mathrm{C}$ link and physical layer.


Figure 13-1. SPSC PMBus ${ }^{\text {TM }}$ / SMBus Block Diagram

Smart Power Switch Controller

## UT05PFD103



- PMBus ${ }^{\text {TM }}$ Compliant Application Protocol
- SMBus (applied I ${ }^{2}$ C) Compatible Physical Layer
- UT63PFD103 PMBus Enhancements for Space
- Redundant for Space Application Reliability
- ANDed Clock and Data Bus Lines
- Multi-Slave / Multi-Master Data Bus
- SPSC's are SLAVE ONLY
- 400kHz Bus Frequency at up to 800 pF Load
- 12mA Sink Capability
- Low Noise Slew Rate Controlled Driver
- Falling Slew Rate: $15 \mathrm{mV} / \mathrm{ns}$-to- $135 \mathrm{mV} / \mathrm{ns}$
- Low Drive di/dt: $<1.18 \mathrm{~mA} / \mathrm{ns}$
- 5 V Tolerant with Cold-Sparing (Cold-spare leakage $<250 \mathrm{nA}$ )
- Input Glitch Filter >50ns
- 4kV ESD HBM

Figure 13-2. PMBus ${ }^{\text {TM }}$ / SMBus System At a Glance

The $I^{2} \mathrm{C}$ link level protocol is a very simple 2-wire, AND'ed protocol which starts with an ADDRESS and DATA Direction byte followed by a packet of data being READ or WRITTEN. The following figures present typical I²C communication. The SPSC supports 100 kbps Standard Mode (SM) and 400 kbps Fast-Mode (FM) I ${ }^{2} \mathrm{C}$ data rates.


Figure 13-3. $\mathrm{I}^{2} \mathrm{C}$ Address Byte Formatting

Smart Power Switch Controller

## UT05PFD103



Figure $13-4 . I^{2} C$ Data Byte Formatting
The SMBus protocol can be thought as "Applied $\mathrm{I}^{2} \mathrm{C}^{\prime}$. The following figure summarizes the SMBus application of the $\mathrm{I}^{2} \mathrm{C}$ protocol for the purpose of facilitating PMBus ${ }^{\mathrm{TM}}$ interactions with the SPSC. For the purpose of fault tolerance, the SPSC supports a redundant pair of SMBus ports, each of which can coherently interact with the PMBus layer.


ADDRESSING

- 7-bits
- Host ID = 01
- 37 Reserved
- 89 Slaves
- Node Limit driven by:
- Bus Cap
- Slew Rate
- VIL/VIH

COMMAND

- Always WRITTEN to target
- Followed by "Repeated Start" and Repeated Address for READ accesses


## PAYLOAD

- WRITE to Target
- N-Data Bytes, or...
- Byte Count + n-Data bytes
- READ from Target
- Repeated Start + RD Address + n-Data Bytes, or...
- Repeated Start + RD Address + Byte Count + n-Data Bytes
- Optionally, if supported, final byte is Packet Error Code (PEC)

Figure 13-5. SMBus Network Layer Protocol Formatting Summary

## UT05PFD103

Finally, the PMBus ${ }^{\top M}$ Transport layer of the network stack manages the actual register manipulations within the SPSC for the purpose of configuring, controlling, and gathering data \& telemetry from the SPSC. The SPSC supports 11 PMBus $^{\top M}$ commands.


PMBus COMMAND and DATA Examples

| $\begin{array}{c}\text { Command } \\ \text { Code }\end{array}$ | Command Name |  | Write Size | Read Size |
| :---: | :--- | :--- | :--- | :---: | \(\left.\begin{array}{c}PMBus Spec. <br>


Reference\end{array}\right]\)| 01h | OPERATION | Write Byte |
| :---: | :--- | :--- |
| 03h | CLEAR_FAULTS | N/A |
| 19h | CAPABILITY | N/A |

Figure 13-6. PMBus Protocol Formatting and Supported Commands

## UT05PFD103

### 13.1.1 PMBus ${ }^{\text {TM }}$ Command Definitions

## Command: 01h OPERATION (BYTE READ and WRITE)


-ON/OFF\# - Ignored if PMB_EN pin is low
WRITE: $0=$ FET Gates OFF
$1=$ FET Gates ON, if all other operating conditions are valid
READ: Reflects ON/OFF\# state of HSFET Only

## Command: 03h CLEAR_FAULTS (WRITE-only / No Data Included)

- The CLEAR_FAULTS command is a WRITE-ONLY command with NO DATA included.
- The CLEAR_FAULTS command is used to clear any fault bits that have been set.
- This command clears all bits in all status registers simultaneously.
- At the same time, the device negates (clears, releases) its SMBALERT\# signal output if the device is asserting the SMBALERT\# signal.
- The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart.
- Units that have shut down for a fault condition are restarted by usual means.
- If the fault is still present when the bit is cleared, the fault bit immediately sets again and the host is notified by the usual means.


Description: The CAPABILITY command allows the system host to determine key capabilities of SPSC PMBus/SMBus functionality

## - Reserved: <br> $00=$ Always read as 00

-AVSBus Support:
$0=$ AVSBus Not Supported

- Numeric Format
$0=$ Numeric Format is DIRECT
-SMBALERT\#
1 = The device does have a SMBALERT\# pin and does support the SMBus Alert Response protocol.

Maximum Bus Speed
$01=$ Maximum supported bus speed is 400 kHz
-Packet Error Checking
1 = Packet Error Checking is supported

## Command: 47h IOUT_OC_FAULT_RESPONSE (BYTE READ and WRITE)



Description: This command configures the SPSC response in the event of an OC fault.
Retry Delay Time
The time unit is set by C_TIMER
$000 \mathrm{~b}-111 \mathrm{~b}=1-8$ time units delay before retry
-Retry (Retrigger Mode) Count
$000=$ No retries shall be attempted (Latch Mode)
$001-110=$ Retry 1 to 6 times
111 = Continue to retry indefinitely

## -SPSC Overcurrent Response

These bits are permanently set to 11 b .
11 = Informs device to respond to OC faults in accordance with settings in bits 5:0
Note: Retries are NOT used if a Short Circuit or Reverse Current fault occurs. In such a case, the host must restart operation by asserting bit 7 of the OPERATION register.

Table 13-1. Actual Retry Delay Values

| Command 47H <br> Retry_Delay Time <br> Value | + Delay Offiset | = Actual Cool-off Period <br> \# of CLK_ADJ Periods) |
| :---: | :---: | :---: |
| $0(000 \mathrm{~b})$ | +2.5 to +3.5 | 2.5 to 3.5 |
| $1(001 \mathrm{~b})$ | +1.5 to +2.5 | 2.5 to 3.5 |
| $2(010 \mathrm{~b})$ | +0.5 to +1.5 | 2.5 to 3.5 |
| $3(011 \mathrm{~b})$ | +0.5 to +1.5 | 3.5 to 4.5 |
| $4(100 \mathrm{~b})$ | +0.5 to +1.5 | 4.5 to 5.5 |
| $5(101 \mathrm{~b})$ | +0.5 to +1.5 | 5.5 to 6.5 |
| $6(110 \mathrm{~b})$ | +0.5 to +1.5 | 6.5 to 7.5 |
| $7(11 \mathrm{~b})$ | +0.5 to +1.5 | 7.5 to 8.5 |

**Note that the typical delay offset of " 0.5 to 1.5 " is due to the sampling of the current fault latch on the next falling edge of the user's adjustable clock period (C_TIMER), following the 2-period sampling the SPSC's internal 1.5 Mhz clock. The 1.5 Mhz sampling is required to synchronize the current fault latch before turning off the G_INR FET driver.

## Command: 7Ah STATUS_VOUT (BYTE READ and WRITE)



## Notes:

- VOUT_UV_FAULT is ONLY set when the FEEDBACK input transitions from HIGH-to-LOW
- If no preceding fault exists at the time VOUT_UV_FAULT sets, then it will be the source of the SMBAlert\# assertion

Command: 7Bh STATUS_IOUT (BYTE READ and WRITE)


## Command: 7Ch STATUS_INPUT (BYTE READ and WRITE)



Description: The READ_VIN command provides a two-byte (word) data value representing the converted output of the 10-bit A2D. Data is in the PMBus DIRECT data format.


$\longrightarrow$| $\begin{array}{l}\text { Stale Bit: } \\ 0=\text { VIN Data is new (i.e. has not been previously read) } \\ 1 \text { = VIN Data is stale (i.e. data hasn't changed since previous read) }\end{array}$ |
| :--- |

$$
X(V)=\frac{39.065 m V}{\text { bit }} * R E A D_{-} V I N_{10}
$$

Example:
READ_VIN = 03FFh ( $1023_{10}$ ) then:
$X_{V I N}=.039065 * 1023=39.9635 \mathrm{~V}$
${ }^{* *}$ Note: The data structure shown above is after constructing the 16-bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits $7 . .0$ followed by HIGH byte bits $15 . .8$.

## UT05PFD103

## Command: 8Bh READ_VOUT (WORD READ-only)

Description: The READ_VOUT command provides a two-byte (word) data value representing the converted output of the 10-bit A2D. Data is in the PMBus DIRECT data format.


$$
\longrightarrow \begin{aligned}
& \begin{array}{c}
\text { Stale Bit: } \\
0=\text { VOUT Data is new (i.e. has not been previously read) } \\
1=\text { VOUT Data is stale (i.e. data hasn't changed since previous read) }
\end{array} \\
& \hline
\end{aligned}
$$

$$
X(V)=\frac{39.065 \mathrm{mV}}{\text { bit }} * \text { READ_VOUT }_{10}
$$

Example:
READ_VOUT $=02 A D h\left(685_{10}\right)$ then:

$$
X_{\text {VOUT }}=.039065 * 685=26.7595 \mathrm{~V}
$$

**Note: The data structure shown above is after constructing the 16-bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits $7 . .0$ followed by HIGH byte bits $15 . .8$.

## UT05PFD103

## Command: 8Ch READ_IOUT (WORD READ-only)

Description: The READ_IOUT command provides a two-byte (word) data value representing the converted output of the 10-bit A2D. Data is in the PMBus DIRECT data format.


$$
\xrightarrow{\qquad \begin{array}{l}
\text { Stale Bit: } \\
0 \\
\text { = IOUT Data is new (i.e. has not been previously read) } \\
1 \text { = IOUT Data is stale (i.e. data hasn't changed since previous read) }
\end{array}} \begin{array}{r}
X(A)=\frac{R_{S E T}}{R_{S E N S E}} * \frac{A D C_{F S}}{R_{\text {IMON }}} * \frac{1}{1024} * R E A D_{-} I O U T_{10}
\end{array}
$$

Example: $R_{S E T}=25 \Omega ; R_{\text {SENSE }}=10 \mathrm{~m} \Omega ; R_{I M O N}=1.6 \mathrm{k} \Omega ; A D C_{F S}=2 \mathrm{~V}$;
READ_IOUT $=0309 \mathrm{~h}\left(777_{10}\right)$ then:

$$
X_{\text {IOUT }}=\frac{25}{0.01} * \frac{2}{1600} * \frac{1}{1024} * 777=2.3712 A
$$

${ }^{* *}$ Note: The data structure shown above is after constructing the 16 -bit word received over the SMBus "READ WORD" protocol were data comes over the bus as LOW byte bits $7 . .0$ followed by HIGH byte bits $15 . .8$.

## (BYTE READ and WRITE)



Description: The GATE_OFF_DELAY command sets the duration that the G_INR (Inrush FET Gate) is held in the "OFF" state.

- This command is only applicable when the PULSE_EN bit is set in the OPERATION register (OPERATION.O)
-GATE_OFF_DELAY Time Counter The time unit is set by C_TIMER OOh = 1 Time Unit
-••
FFh $=256$ Time Units


## Command: D1h GATE_ON_DELAY

## (BYTE READ and WRITE)



Description: The GATE_ON_DELAY command sets the duration that the G_INR (Inrush FET Gate) is held in the "ON" state.

- This command is only applicable when the PULSE_EN bit is set in the OPERATION register (OPERATION.O)
-GATE_ON_DELAY Time Counter
The time unit is set by C_TIMER
00h = 1 Time Unit
-••
FFh $=256$ Time Units


## General Call Address: 00h / Command: 06h SOFT_RESET (WRITE-only)

Description: Address 00h is the General Call Address (GCA) which behaves as a "Broadcast" address to all slave devices that support the GCA. For the GCA, the SPSC supports only the SOFT_RESET command 06 h .

## Behavior:

- Upon receipt of the GCA with WRITE bit, the SPSC provides and ACK and observes the COMMAND byte. If the COMMAND byte is anything other than 06h, the SPSC will NACK the message and return to wait for a new START bit.
- If the COMMAND byte is 06 H , the SPSC will ACK the COMMAND byte and observe for a STOP bit or a valid PEC byte to follow.
- After receipt of the STOP bit or valid PEC with STOP bit, the SPSC will execute the SOFT_RESET.
- SOFT_RESET results in the following SPSC actions:
- All resettable flops in the SPSC digital macro are reset


## SMBus Packet Error Code (PEC)

- The UT36PFD103 Supports PEC verification on WRITE commands and PEC generation on READ commands
- SMBus PEC uses a CRC-8-CCITT algorithm
- https://en.wikipedia.org/wiki/Cyclic redundancy check

$$
C(x)=x^{8}+x^{2}+x+1
$$

- Logically, the CRC-8 Algorithm can be implemented according to the following circuit diagram with the initialization value of 00 H :

- A simple C based algorithm using a CRC8 lookup table is located here:
- https://www.3dbrew.org/wiki/CRC-8-CCITT


### 13.1.2 SMBus Ternary Addressing with Parity

Using 5 ternary address pins plus a binary parity pin, the SPSC supports addressing for every possible SMBus slave address. Unlike binary pins, ternary pins support three states: LOW, MID, HIGH. The choice of ternary IO was used to provide full 7-bit SMBus addressing with fewer pins. The SPSC supports PMBus ${ }^{T M}$ plug \& play through its implementation of the SMBus Address Resolution Protocol (ARP). If the SMBus address and parity are invalid or duplicate, the power SMBus host is responsible for ARP'ing to determine which valid terminals are connected to the bus and assign new addresses to terminals that have an invalid or duplicate address set by the switch bank. The SPSC only reads the state of its ADDR[4:0] and Parity inputs while in reset. The following table provides the ternary to decimal decoding of the address pins and associated odd parity. ODD parity is calculated against the binary equivalent of the decimal value for the device address.

Table 13-2. SMBus Address and Parity Decoding

| Decimal Value | Ternary Pins (MSA:LSA) | Parity Switch | Decimal Value | Ternary Pins (MSAHLSA) | Parity Switch |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | LLMHM | LOGIC 0 | 70 | LHMHM | LOGIC 0 |
| 17 | LLMHH | LOGIC 1 | 71 | LHMHH | LOGIC 1 |
| 18 | LLHLL | LOGIC 1 | 76 | LHHMM | LOGIC 0 |
| 19 | LLHLM | LOGIC 0 | 77 | LHHMH | LOGIC 1 |
| 20 | LLHLH | LOGIC 1 | 78 | LHHHL | LOGIC 1 |
| 21 | LLHML | LOGIC 0 | 79 | LHHHM | LOGIC 0 |
| 22 | LLHMM | LOGIC 0 | 80 | LHHHH | LOGIC 1 |
| 23 | LLHMH | LOGIC 1 | 81 | HLLLL | LOGIC 0 |
| 24 | LLHHL | LOGIC 1 | 82 | HLLLM | LOGIC 0 |
| 25 | LLHHM | LOGIC 0 | 83 | HLLLH | LOGIC 1 |
| 26 | LLHHH | LOGIC 0 | 84 | HLLML | LOGIC 0 |
| 27 | LMLLL | LOGIC 1 | 85 | HLLMM | LOGIC 1 |
| 28 | LMLLM | LOGIC 0 | 86 | HLLMH | LOGIC 1 |
| 29 | LMLLH | LOGIC 1 | 87 | HLLHL | LOGIC 0 |
| 30 | LMLML | LOGIC 1 | 88 | HLLHM | LOGIC 0 |
| 31 | LMLMM | LOGIC 0 | 89 | HLLHH | LOGIC 1 |
| 32 | LMLMH | LOGIC 0 | 90 | HLMLL | LOGIC 1 |
| 33 | LMLHL | LOGIC 1 | 91 | HLMLM | LOGIC 0 |
| 34 | LMLHM | LOGIC 1 | 92 | HLMLH | LOGIC 1 |
| 35 | LMLHH | LOGIC 0 | 93 | HLMML | LOGIC 0 |
| 36 | LMMLL | LOGIC 1 | 94 | HLMMM | LOGIC 0 |
| 37 | LMMLM | LOGIC 0 | 95 | HLMMH | LOGIC 1 |
| 38 | LMMLH | LOGIC 0 | 96 | HLMHL | LOGIC 1 |
| 39 | LMMML | LOGIC 1 | 98 | HLMHH | LOGIC 0 |
| 41 | LMMMH | LOGIC 0 | 99 | HLHLL | LOGIC 1 |
| 42 | LMMHL | LOGIC 0 | 100 | HLHLM | LOGIC 0 |
| 43 | LMMHM | LOGIC 1 | 101 | HLHLH | LOGIC 1 |
| 46 | LMHLM | LOGIC 1 | 102 | HLHML | LOGIC 1 |
| 47 | LMHLH | LOGIC 0 | 103 | HLHMM | LOGIC 0 |
| 48 | LMHML | LOGIC 1 | 104 | HLHMH | LOGIC 0 |
| 49 | LMHMM | LOGIC 0 | 105 | HLHHL | LOGIC 1 |
| 50 | LMHMH | LOGIC 0 | 106 | HLHHM | LOGIC 1 |
| 51 | LMHHL | LOGIC 1 | 107 | HLHHH | LOGIC 0 |
| 52 | LMHHM | LOGIC 0 | 108 | HMLLL | LOGIC 1 |
| 53 | LMHHH | LOGIC 1 | 109 | HMLLM | LOGIC 0 |
| 54 | LHLLL | LOGIC 1 | 110 | HMLLH | LOGIC 0 |
| 56 | LHLLH | LOGIC 0 | 111 | HMLML | LOGIC 1 |
| 57 | LHLML | LOGIC 1 | 112 | HMLMM | LOGIC 0 |
| 58 | LHLMM | LOGIC 1 | 113 | HMLMH | LOGIC 1 |
| 59 | LHLMH | LOGIC 0 | 114 | HMLHL | LOGIC 1 |
| 60 | LHLHL | LOGIC 1 | 115 | HMLHM | LOGIC 0 |
| 61 | LHLHM | LOGIC 0 | 116 | HMLHH | LOGIC 1 |
| 62 | LHLHH | LOGIC 0 | 117 | HMMLL | LOGIC 0 |
| 63 | LHMLL | LOGIC 1 | 118 | HMMLM | LOGIC 0 |
| 69 | LHMHL | LOGIC 0 | 119 | HMMLH | LOGIC 1 |

Smart Power Switch Controller

## UT05PFD103

## 14 Application Configurations

Figure 14-1 presents the essential configuration of the SPSC proving Load-Switch control with inrush current limiting and eFuse protection for current and voltage faults. In this application scenario a single discrete command is provided by power system manager to enable/disable device operation. Two digital flags are also provided to the system manager to indicate when a current limit fault has occurred and when the monitored power rails are all good.

(1) Single Host Commanded Enable

2 Inrush Current Limiting
(3) Time Delayed Overcurrent Fault Protection

4 Fast Short Circuit Break (eFuse)
5 Input Overvoltage and Undervoltage Lockout
6) Output Undervoltage Monitor
(7) Digital Telemetry: Power Good

8 Analog Telemetry: I Monitor
9 Retrigger with CURR_LIM\# feedback wire-OR EN_INR

Figure 14-1. Essential Hot Swap Controller Configuration with eFuse Fault Protection

Smart Power Switch Controller

## UT05PFD103

Although power system manager command and control of the SPSC is not depicted, Figure 14-2 demonstrates the efficient routing of essential analog and switch control signals when providing inrush current limited, hot swap control with eFuse protection and an added ORing FET acting as an Ideal Diode. For this application, the EN_B, EN_INR and EN_OR pins could be strapped to automatically enable power switching control or alternatively they could be driven by the power system manager.

If digitized telemetry and more detailed status information is required, employ PMBus functionality by interfacing system manager containing an I2C serial port to the SPSC SMBus port. The available digitized telemetry includes 10 -bit, single ended representation of the IMON pin, and a scaled representation of the voltage on VIN and VOUT.

To disable the PMBus feature on the SPSC, simply ground the PMB_EN input. All other PMBus related signals may be left floating.


Figure 14-2. Essential SPSC Load-Switch control with eFuse protection and Ideal Diode

## UT05PFD103

## 15 Packaging Drawings

(Package Mass $=2.3 \mathrm{gm}$ )


Figure 15-1: 47-Lead Flatpack Outline Drawing

## 16 Ordering information

### 16.1 CAES Part Number

Generic Datasheet Part Numbering


## NOTES:

[^1]
### 16.2 SMD Part Number



## NOTES:

1. Lead finish must be specified. If " $X$ " is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
2. If ordering bare die, the lead finish refers to the associated die detail drawing in the SMD. The sequence follows the English alphabet, beginning with "A".

## 17 Revision History

| Date | Version | Editor | Datasheet Level | Change Description |
| :---: | :---: | :---: | :---: | :--- |
| $1 / 30 / 2020$ | 1.0 | TLM | Advanced | Initial Customer Release |
|  |  |  |  | Corrected package pinout changing pin 40 from VDD to DGND. <br> DC Electrical Tables 10-X updated to more accurately address test <br> conditions, adjust target limits as appropriate, removed non- <br> essential parameters and updated parameter notes to better reflect <br> those that shall not be expected to receive full measurement level <br> testing during production. Timing Characteristics Tables 11-X <br> updated to more accurately reflect test conditions, remove non- <br> essential or non-applicable parameters and updated notes to better <br> reflect those that shall not be expected to receive full measurement <br> level testing during production. Timing parameters associated with <br> the FET Gate Driver outputs (G_OR and G_INR) will not include the <br> contribution of MILLER CAPACITANCE or GATE-CHARGE during <br> production testing. As such their transitional threshold for timing <br> purposes will be to the 50\% Switching point. Timing diagrams have <br> been updated to reflect this change, even when the show Miller <br> Plateaus, which are provided for application visualization only. |
| $2 / 26 / 2020$ | 1.1 | TLM | Advanced |  |
| 1.2 | TLM | Advanced |  | Converted document to new CAES template. Added package mass. <br> Clarified PMB_EN pin description. Expanded section 6.1 to provide <br> more accurate VOUT slew rate calculations. Corrected/clarified <br> conditions in Table 10-1. Corrected limits and added 2 new <br> parameters in Table 10-5. Corrected and added previously <br> undefined limits in Table 10-6. Corrected limit in Table 11-6. Added <br> clarifying wording regarding SMBus address parity in section 13.1.2 <br> and corrected SMBus address MSA:LSA ordering Table 13-2. <br> Updated part ordering descriptions. |
| 4/30/2021 |  |  |  | Final |

## Datasheet Definitions

|  | $\quad$ Definition |
| :--- | :--- |
| Advanced Datasheet | CAES reserves the right to make changes to any products and services described <br> herein at any time without notice. The product is still in the development stage <br> and the datasheet is subject to change. Specifications can be $\mathbf{T B D}$ and the part <br> package and pinout are not final. |
| Preliminary Datasheet | CAES reserves the right to make changes to any products and services described <br> herein at any time without notice. The product is in the characterization stage and <br> prototypes are available. |
| Datasheet | Product is in Production and any changes to the product and services described <br> herein will follow a formal customer notification process for form, fit or function <br> changes. |

## ECCN Classification 9A515.e. 1

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.


[^0]:    **Note: To evaluate the effect of VDD , AVDD and MRST_B on PGOOD, voltage monitoring inputs UVLQ OVLO, and FEEDBACK must be in their non-fault states.

[^1]:    Lead finish (A, C, or $X$ ) must be specified.
    If and " $X$ " is specified when ordering, then the part marking will match the lead finish applied to the device shipped
    Prototype Flow per CAES Manufacturing Flows Document. Lead finish is Factory Option "X" - only. Radiation is neither tested nor guaranteed.
    HiRel Flow per CAES Manufacturing Flows Document.
    Constellation Flow per CAES Manufacturing Flows Document. Radiation TID tolerance may (or may not) be ordered.

