UT01VS50L

Features

- 4.75V to 5.5V Operating voltage range
- Power supply (V_{DD}) monitor set by the internal voltage reference at 4.65V
- Precision Input Voltage Monitor using an internal 1.25V voltage reference
- Watchdog Timer Circuit monitoring activity on WDI input
 - Nominal timeout 1.6s
- RESET output responding to the V_{DD} monitor and the manual reset input MR
 - Nominal RESET pulse width 200ms
- RESET level valid for V_{DD}>=1.2V
- Operating Temperature Range -55°C to +125°C
- Low Power, Typical 400uA
- Operational environment:
 - Total dose: 300 krad(Si)
 - SEL Immune: ≤110 MeV-cm²/mg @125°C
 - SET Immune: ≤80 MeV-cm²/mg
- · Packaging options:
 - 8-lead dual-in-line flatpack
- Standard Microelectronics Drawing (SMD) 5962-11213
 - QML Q and V

Introduction

The UT01VS50L's function is to monitor vital supply and signal voltages in microprocessor systems. It provides for safe reset during power up, power down and brownout conditions by using an internal precision voltage reference.

The UT01VS50L monitors activity at an independent watchdog input by employing an internal timer and a watchdog output that goes low if the input is not toggled within 1.6s. It provides for precision voltage threshold detection on an independent voltage input which could be used for battery or supply-low monitoring of a supply voltage other than V_{DD} .

The UT01VS50L includes an active low manual reset with an internal pull-up.

Applications

- Voltage Supervisor function for various systems including microprocessors, microcontrollers, DSPs and FPGAs
- Critical battery and power supply monitoring
- Replacement of older discrete solutions to improve reliability, accuracy and reduce complexity of the systems






Figure 1. UT01VS50L Functional Block Diagram



Pin Descriptions

Number	Pins	Туре	Description
1	MR	Digital Input TTL/CMOS compatible	Manual Reset Input with an internal pull-up. Active low. MR low forces the reset output RESET low. Required minimum MR pulse width is 150ns. RESET is held low for duration of the reset timer.
2	VDD	Supply	Power supply . Operating voltage range is 4.75V to 5.5V. V_{DD} level is monitored internally by a dedicated comparator circuit, which employs an internal bandgap voltage reference nominally equal to 1.25V. Every time V_{DD} falls below the threshold voltage, nominally 4.65V, RESET and WDO outputs are forced low. (See WDO and RESET descriptions.) (Figure 4.)
3	GND	Supply	ASIC Ground. This pin should be tied to ground and establishes the reference for voltage detection.
4	PFI	Analog Input	Threshold detector input. Voltage on this input is fed directly to an internal comparator where it is compared to the bandgap voltage reference of 1.25V. It can be used for detection of low battery or power failure of voltage supplies other than V _{DD} . When voltage at PFI input drops below its threshold value of 1.25V. PFO output is forced low, otherwise, stays high.
5	PFO	Digital Output	Threshold detector output. Active low, push-pull output driver. It responds directly to PFI input. If PFI voltage is below the bandgap reference voltage, PFO is low. If PFI is above the reference voltage, PFO output is high.
6	WDI	Digital Input	Watchdog timer input pin. This pin is typically used to monitor microprocessor activity. It can assume three states: low, high and float. If WDI is floating or connected to a high impedance three state buffer, the watchdog timer is not active, and the corresponding watchdog output WDO is high. Watchdog timer is also not active any time RESET is low. Providing that RESET is not asserted, any change of state at WDI that is longer than 50ns will start the timer, or restart it, if the timer is already running (Figure 3.). If there is no activity within the timeout period, nominally 1.6sec, the timer will stop running and WDO output will go low (Figure 3).



UT01VS50L

Number	Pins	Туре	Description
7	RESET	Digital Output	Reset output. Active low, push-pull output driver. This output responds to both: V_{DD} monitoring circuits and the manual reset input \overline{MR} . On power up, \overline{RESET} is guaranteed to be logic low for all V_{DD} values from 1.2V up to the reset threshold, nominally 4.65V. Once this threshold is reached, an internal \overline{RESET} timer is activated. During the countdown \overline{RESET} output is kept low. It is raised high upon completion of countdown, typically after 200ms. If a brown out condition occurs during the reset timer countdown, the reset timer would be reset and another countdown would start after V_{DD} levels were restored above the reset threshold. On power down, when V_{DD} falls below the threshold voltage, \overline{RESET} goes low and is guaranteed to stay low until V_{DD} drops below 1.2V. If \overline{MR} is asserted low, \overline{RESET} is forced low and the reset timer is kept reset. When \overline{MR} is released high, the timer is activated and \overline{RESET} is kept low until completion of the reset timeout, when it is raised high.
8	WDO	Digital Output	Watchdog output. Active low, push-pull output driver. This pin is usually connected to a non-maskable interrupt input of a microprocessor. On power up, WDO responds to VDD monitoring circuitry. It stays low until the reset threshold, 4.65V nominally, is reached. At that point, WDO is raised high. The internal watchdog timer is activated after RESET is released. If there is no activity on WDI input, WDO goes low after the watchdog timer times out, which is typically after 1.6sec. Any activity on WDI will force WDO output to go high and the watchdog timer will be activated. If WDI is floating or connected to a high impedance buffer output, the timer is kept in a reset state and WDO stays high. When VDD drops below 4.65V, WDO goes low regardless of whether the watchdog timer has timed out or not. RESET goes low simultaneously which prevents an interrupt. If WDI input is left unconnected, WDO can be used as a low line output. Since a floating WDI disables the internal watchdog timer, WDO goes low when VDD drops below 4.65V, thus, functioning as a low line output. (Figure 4.)




Figure 2. UT01VS50L Pin Configuration



Operational Environment

Parameter	Limit	Units
Total Ionizing Dose (TID)	300	krad(Si)
Single Event Latchup Immune (SEL)	≤110	MeV-cm ² /mg
Single Event Transient Immune (SET)	≤80	MeV-cm ² /mg

Absolute Maximum Ratings 1

(Referenced to GND)

Symbol	Parameter	Limits	Units
V_{DD}	Voltage supply	7.2	V
Tı	Maximum junction temperature	175	°C
Т	Storage temperature	-65 to +150	°C
P _D	Power dissipation	2.5	W
V _{in}	Input voltages	-0.3V to (V _{DD} +0.3V)	V
T _{iead}	Lead Temperature (soldering, 10 seconds)	+300	°C
ΘјС	Thermal resistance, junction-to-case	15	°C/W
V _{ESD}	ESD _{HBM}	1000	V

Notes:

 Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Limits	Units
V_{DD}	Positive supply voltage	4.75 to 5.5	V
T _C	Case temperature range	-55 to +125	°C
GND	Negative supply voltage	0.0	V



Electrical Characteristics 1, 2

 $(V_{DD} = 4.75V \text{ to } 5.5V\text{:-}55^{\circ}\text{C} \le T_{C} \le +125^{\circ}\text{C})$

Symbol	Parameter	Condition	MIN	MAX	Unit
Power Supp	ply				
I_{DD}	V _{DD} supply current	V _{DD} =5.5V		530	μΑ
Digital Inpu	its and Outputs (\overline{MR} , \overline{RESET} , WDI, \overline{WDO}	, PFO)			
V _{IL}	Digital input low	V _{DD} =4.75V		0.8	V
V _{IH}	Digital input high	V _{DD} =5.5V	3.5		V
VIL_MR	Manual reset input low	V _{DD} =4.75V		0.8	V
VIH_MR	Manual reset input high	V _{DD} =5.5V	2.0		V
V _{OL} ³	Digital output low	$\frac{V_{DD}=4.75V,\ I_{OL}=3.2\text{mA}}{\text{PFO},\ \overline{\text{RESET}}}$		0.4	V
V _{OL} ³	Digital output low	$\frac{V_{DD}}{WDO}$ =4.75V, I_{OL} =1.2mA		0.4	V
V _{OH} ³	Digital output high	V_{DD} =4.75V, I_{OH} =800 μ A	V _{DD} - 1.5		V
Timing and	Threshold Voltages				
t _{RST-ASSRT} 4	V _{DD} falling reset assertion	V _{DD} < 4.5V	0.2	0.8	μS
t _{RS}	Reset pulse width	V _{DD} =4.75V	140	280	ms
t _{WD}	Watchdog time-out period	V _{DD} =5.5V	1.0	2.25	S
t _{WP}	Watchdog input pulse width	V_{DD} =4.75V, V_{IL} = 0.4V, V_{IH} =0.8XV _{DD}	50		ns
V _{RT}	Reset threshold voltage		4.5	4.75	V
V _{RTHYS}	Reset threshold voltage hysteresis		20		mV
t _{MR}	Manual reset (MR) input pulse width	V _{DD} =4.75V	150		ns
t _{MD}	Manual reset (MR) to reset out delay			100	ns
Analog Inpu	ut PFI				
I _{PFI} 4	Threshold detector input (PFI) current	V _{DD} =5.5V	-20	20	nA
V _{PFI}	Threshold detector input (PFI) threshold voltage	V _{DD} =5.0V	1.20	1.30	V
I _ MR	Manual reset pull-up current	V _{DD} =5.5V, MR =0.0V	-500	-100	μА
I_{WDI}	Watchdog input (WDI) current	WDI pin = V_{DD} = 5.5V WDI pin = 0V; V_{DD} = 5.5V	-35	35	μ Α μ Α
t _{RPFI}	PFI rising threshold crossing to PFO delay			15	μS
t _{FPFI}	PFI falling threshold crossing to PFO delay			35	μS

Notes:

- 1) For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance at 25°C per MIL-STD-883 Method 1019, Condition A, up to the maximum TID level procured (see ordering information).
- 2) Unless otherwise specified, $V_{DD} = 4.75V$ to 5.5V, -55°C $\leq T_C \leq +125$ °C. RESET is the only parameter operable within 1.2V and the minimum recommended operating supply voltage.
- 3) V_{OL} , V_{OH} characteristics apply to \overline{WDO} , \overline{PFO} and \overline{RESET}
- 4) Guaranteed by design, but not tested.



UT01VS50L




Figure 3. WDI and $\overline{\text{WDO}}$ timing waveforms. Reset externally triggered by $\overline{\text{MR}}$.




Figure 4. \overline{RESET} and \overline{WDO} are driven low for V_{DD} <4.65 volts. \overline{WDO} is driven high when \overline{MR} is low.






Figure 5. UT01VS50L Under Voltage Monitor and Detection

Shown in Figure 5 is an application for monitoring the under voltage of a power supply connected to a microprocessor or ASIC. If the analog voltage monitored falls below the desired threshold value, the $\overline{\text{PFO}}$ output connected to the $\overline{\text{MR}}$ input will transition low causing the $\overline{\text{RESET}}$ output to be asserted low indicating an under voltage condition.




Figure 6. Under Voltage Monitoring and sequencing of 3.3V and 2.5V Power Supplies

Shown in Figure 6 are two Voltage Supervisors configured to monitor both the 3.3V and 2.5V power supplies of a system. The 3.3V regulated supply is monitored by the PFI pin of the top Voltage Supervisor, while the 2.5 V regulated supply is monitored by the PFI



UT01VS50L




Figure 7. UT01VS50L Over Voltage Power Supply Monitoring and Reset

Shown in Figure 7 is an application to monitor and detect power supply over voltage through the use of the PFI pin. When the voltage at the PFI input, (VTH) exceeds VREF, (1.2 to 1.3V) the $\overline{\text{PFO}}$ output transitions from low to high causing the $\overline{\text{MR}}$ output to transition from high to low. This asserts a $\overline{\text{RESET}}$ indicating the voltage being monitored has exceeded the over voltage monitor limit.






Figure 8. UT01VS50L Over Voltage Power Supply Monitoring and Reset

Shown in Figure 8 is an application using two UT01VS50L Voltage Supervisors to monitor both under voltage and over voltage of a power supply. In this application the top Voltage Supervisor monitors the under-voltage of a 5V power supply while the bottom Voltage Supervisor monitors the over voltage of the same 5V power supply.

The 5V supply is monitored through the PFI input of both Voltage Supervisors. Resistor values for both under voltage and over voltage monitoring can be set to accommodate a range of power supply voltages.

During normal operation where VDD is within the allowed range (VDD_UND < VDD < VDD_OV), $\overline{\text{RESET}}$ of both Voltage Supervisors will be at logic high level. The Table 1 below shows the truth table for functional, under voltage detection and over voltage detection.



Table 1. Under Voltage Over Voltage Truth Table

VDD	PFO_UND	PFO_OV	RESET_UND	RESET_OV	RESET	uP or ASIC Mode
Normal Operation	HIGH	LOW	HIGH	HIGH	HIGH	Normal
VDD < VDD_UND	LOW	LOW	LOW	HIGH	LOW	Reset Asserted
VDD > VDD_OV	HIGH	HIGH	HIGH	LOW	LOW	Reset Asserted

Note:

1) -UND specifies under voltage case. -OV specifies overvoltage case




Figure 5. 8-pin Dual-In-Line Flatpack


Notes:

- 1) Package material: opaque 90% minimum alumina ceramic.
- 2) All exposed metal areas must be gold plated 100 to 225 microinches thick over electroplated nickel undercoating 100 to 350 microinches thick per MIL-PRF-38535.
- 3) The seal ring is electrically connected to VSS.



Ordering Information

UT01VS50L Voltage Supervisor




Notes:

- 1) Lead finish is "C" (Gold) only.
- 2) Prototype flow per CAES Manufacturing Flows Document. Devices are tested at 25°C only. Radiation neither tested nor guaranteed.
- 3) HiRel Flow per CAES Manufacturing Flows Document. Radiation neither tested nor guaranteed.



UT01VS50L Voltage Supervisor SMD



Notes:

1) Lead finish is "C" (gold) only.

Data Sheet Revision History

Date	Description of Change	Author
12-16	CAES Datasheet format added along with edit to SMD Ordering on Device Type and Gold Finish.	RL
10-18	Page 5 - Electrical Characteristics table - edited V_{OL} and t_{MD} to match SMD	BM
08-22	Page 11 – Updated Package Drawing to current version.	ВМ



UT01VS50L

Datasheet Definitions

_ u uu = 11000	
	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

