8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

#### Features

- Single power supply operation 5.0V or Dual power supply for 3.3V I/O
- Radiation performance
  - Total dose:
  - ELDRS Immune - SEL Immune
- $> 100 \text{ MeV-cm}^2/\text{mg}$

> 100 krad(Si); Dose rate = 50-300 rad(Si)/s

- Neutron Displacement Damage > 10<sup>14</sup> neutrons/cm<sup>2</sup>
- 8-Channel Input Multiplexer
- Successive Approximation A-to-D
- Level Shifting Digital Output Drivers allow interfaces to 5.0 or 3.3 volt logic
- Tri-State digital outputs
- Power Down (Sleep) mode
- Single or continuous conversion
- 20us conversion period (20 clocks @ 1MHz Clock rate)
- Multiplexer address is latched on first clock rising edge of a cycle
- Busy and End-of-Conversion status outputs
- Full military temperature range
- Designed for aerospace and high reliability space applications
- Packaging Hermetic Ceramic
  - 40 leads, 0.600"Sq x 0.120"Ht quad flat pack
  - Weight 6 grams max
- Radiation Hardness Assurance Plan: DLA Certified to MIL-PRF-38534, Appendix G.

#### **General Description**

The RHD5958 is a radiation hardened, single supply, 8-Channel Multiplexed Analog-to-Digital converter in a 40-pin Ceramic Quad Flat Package. The RHD5958 design uses specific circuit topology and layout methods to mitigate total ionizing dose effects and single event latchup. It is guaranteed operational from -55°C to +125°C. Available screened in accordance with MIL-PRF-38534 Class K, the RHD5958 is ideal for demanding military and space applications.

#### **Organization and Application**

The RHD5958 takes 8 analog sensor signals and using 3 address inputs and an enable input, selects one of the 8 analog inputs and performs a 14-bit successive approximation analog-to-digital conversion in a nominal period of 20 clock cycles (20uS nominal). The 14-bit digital output has a tri-state control allowing the connection of multiple RHD5958s. This provides the ability to interface many sensor voltage readings to the digital processor data bus. The full-scale range is determined by reference input voltages. The input impedance of the reference/span terminals is typically a constant 4K ohms.

Gain compression will occur near either power supply extremes but can be avoided if the references are more than 200mV away from the respective supply terminals. The input span can be less than 4 volts at the expense of ultimate resolution

**REV C: 3/15/21** 



### SCD5958 8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

The analog channel's input impedance is primary capacitance (20pF typical). The input voltage charges a Sample-&-Hold hold capacitor through transmission gates. The input bandwidth is determined by the slew rate of the hold amplifier and is adequate to allow input sampling in three clock periods (3uS nominal). The ultimate bandwidth is determined by the aperture uncertainty associated with the closing of the sample gate (approximately 5nS). The converter bandwidth is then determined by the sampling Nyquist frequency rather than the input signal; change rate (dv/dt) and the LSB weight in volts as would be the case if there were no Sample-&-Hold.

Start-Convert (STCNV\_H), Busy (BUSY\_L) and End-Of-Convert (EOC\_H) status and control lines are provided. The converter will operate in either continuous or single conversion modes. To operate in continuous mode, STCNV\_H should be tied to BUSY\_L. The digital output register changes at the end of a conversion and is latched when EOC\_H is asserted High. The output data will remain latched until the next conversion is complete and will be updated when EOC\_H is asserted High. The output circuitry operates from a voltage independent of the remainder of the chip such that I/O is compatible with digital systems from, less than 3.3 volts, to 5 volts.

The converter divides the reference voltage into 16 segments with a linear weighted resistor network. The voltage on any segment is passed to a linear 10-bit DAC for interpolation. The sampled input voltage is compared to the output of the two stage DAC for a 14-bit successive approximation conversion.

All inputs are protected to both power supply rails by semiconductor diodes. Inputs should be constrained to  $V_{CC}$ +0.4 and GND-0.4 to avoid forward biasing protection paths. See figure 1.

The devices will not latch with SEU events to above 100 MeV-cm<sup>2</sup>/mg. Displacement damage environments to neutron fluence equivalents in the mid  $10^{14}$  neutrons per cm<sup>2</sup> range are readily tolerated. There is no sensitivity to low-dose rate (ELDRS) effects. SEU effects are application dependent.

#### Notes:

- 1) The STCNV\_H is a dynamic input and should not be tied to a static voltage. See application note.
- 2) The input signals should be low pass filtered to reduce high frequency noise
- 3) If Sleep mode is enabled (EN\_H=0), when waking up (EN\_H=1), the unit has to complete an entire conversion cycle so the digital logic is in the proper state.

Ex. If using a 1MHz clock; after EN\_H=1 and 20us after STCNV\_H is applied.



Figure 1: Diode Protection Circuits Diagram



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

# RHD5958



Figure 2: Block Diagram



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

### **Absolute Maximum Ratings**

Parameter	Range	Units
Case Operating Temperature Range	-55 to +125	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature	+150	°C
Supply Voltage V <sub>CC</sub> - GND	+7.0	V
Input Voltage, PREF, NREF	V <sub>CC</sub> +0.4 GND -0.4	V
Lead Temperature (soldering, 10 seconds)	300	°C
Thermal Resistance, Junction to Case, $\Theta$ jc	2.0	°C/W

**Notice**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only; functional operation beyond the "Operation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may affect device reliability.

### **Recommended Operating Conditions**

Symbol	Parameter	Typical	Units
+A <sub>VCC</sub>	Analog Power Supply Voltage	5.0	V
+D <sub>VCC</sub>	Digital Power Supply Voltage	5.0	V
DRVP	Digital Output High Reference Level	3.3 to 5.0	V
DRVN	Digital Output Low Reference Level	0	V
PREF	High Analog Reference Voltage 4.5		V
NREF	Low Analog Reference Voltage	0.5	V



**REV C: 3/15/21** 

### SCD5958

8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

#### **Electrical Performance Characteristics**

 $(Tc = -55^{\circ}C to + 125^{\circ}C, +A_{VCC} = +5.0 V, +D_{VCC} = +5.0 V, +DRVP = +5.0 V, unless stated otherwise)$ 

Parameter	Symbol	Conditions	MIN	MAX	Units
Analog Supply Current Quiescent <u>1</u> /	AI <sub>CCQ</sub>	$V_{EN} = D_{VCC}, V_{OE} = D_{VCC}, CLK = D_{GND}$	-	10	mA
Analog Supply Current Active <u>1</u> /	AI <sub>CCA</sub>	$V_{EN} = D_{VCC}, V_{OE} = D_{VCC}$	-	10	mA
Analog Supply Current Sleep 1/	AI <sub>CCS</sub>	$V_{EN} = D_{GND}, V_{OE} = D_{GND}$	-	4	mA
Digital Supply Current Quiescent <u>1</u> /	DI <sub>CCQ</sub>	$V_{EN} = D_{VCC}, V_{OE} = D_{VCC}, CLK = D_{GND}$	-	1	mA
Digital Supply Current Active <u>1</u> /	DI <sub>CCA</sub>	$V_{EN} = D_{VCC}, V_{OE} = D_{VCC}$	-	2	mA
Digital Supply Current Sleep <u>1</u> /	DI <sub>CCS</sub>	$V_{EN} = D_{GND}, V_{OE} = D_{GND}$	-	1	mA
Digital Output Supply Current Quiescent <u>1</u> /	05I <sub>CCQ</sub>	$V_{EN} = D_{VCC}, V_{OE} = D_{VCC}, CLK = D_{GND}, C_L = 50 \text{ pF}$	-	0.1	mA
Digital Output Supply Current Active 1/	05I <sub>CCA</sub>	$V_{EN} = D_{VCC}$ , $V_{OE} = D_{VCC}$ , $C_L = 50 \text{ pF}$	-	1	mA
Digital Output Supply Current Sleep <u>1</u> /	05I <sub>CCD</sub>	$V_{EN} = D_{VCC}$ , $V_{OE} = D_{GND}$ , $C_L = 50$ pF	-	1	mA
Full-scale Input Range <u>1</u> /	V <sub>IN</sub>		VNREF	VPREF	V
Input Capacitance <u>2</u> /	CIN	$T_{C} = +25^{\circ}C$	-	50	pF
Analog Reference Impedance <u>1</u> /	Z <sub>REF</sub>	PREF to NREF	2	6	KΩ
High Analog Roferance Voltage		DVRP = 5.0 V <u>1</u> /	V	E O	
High Analog Reference Voltage	V PREF	DVRP = 3.3 V <u>2</u> /	▼ NREF	5.0	v
Low Analog Reference Voltage	V	DVRP = 5.0 V <u>1</u> /	0	V	v
	V NREF	DVRP = 3.3 V <u>2</u> /	U	U VPREF	
Channel Isolation <u>2</u> /	ISO	$T_{C} = +25^{\circ}C$	80	-	dB





8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

#### **Electrical Performance Characteristics**

 $(T_{C} = -55^{\circ}C \text{ to} + 125^{\circ}C, +A_{VCC} = +5.0 \text{ V}, +D_{VCC} = +5.0 \text{ V}, +DRVP = +5.0 \text{ V}, \text{ unless stated otherwise})$ 

Parameter	Symbol	Conditions		MIN	MAX	Units			
Integral Nonlinearity <u>1</u> /	INL	PREF-NREF = 4.0 V			48	LSBs			
Differential Nonlinearity <u>1</u> /	DNL	PREF-NREF = 4.0 V		-8.2	8.2	LSBs			
Offset Error <u>1</u> /	O <sub>E</sub>	PREF-NREF = 4.0 V		-1	1	%FSR			
Gain Error <u>1</u> /	A <sub>E</sub>	PREF-NREF = 4.0 V		-2	2	%FSR			
Clock Frequency <u>1</u> /	f <sub>C</sub>	PREF-NREF = 5.0 V		-	1	MHz			
Maximum Sampling Rate <u>2</u> /	f <sub>SAMPLE</sub> (MAX)	$f_{C} = 1$ MHZ, 20 clocks per conve	rsion	-	50	kSPS			
High Input Leakage Current (AINOO-AINO7) 1/4/	TINK	Input under test = $A_{VCC}$ ,	+25°C	-5	5				
	TINCKHI	$V_{EN} = DV_{CC}$	+125°C	-50	50	nΔ			
Low Input Leakage Current (AINOO-AINO7) 1/4/	Тъчик	Input under test = $A_{GND}$ ,	+25°C	-5	5				
	TINEKLO	$V_{EN} = DV_{CC}$	+125°C	-50	50				
Digital High Level Input Voltage EN_H, STCNV_H,	Ver	DVRP = 5.0 V <u>1</u> /		3.5	-				
OE_H, CLK, (AD00-AD02)	VIH	DVRP = 3.3 V <u>2</u> /			-				
Digital Low Level Input Voltage EN_H, STCNV_H,	V.	DVRP = 5.0 V <u>1</u> /			1.5	v			
OE_H, CLK, (AD00-AD02)	▼ IL	DVRP = 3.3 V <u>2</u> /		-	0.99				
Digital High Level Input Current EN_H, STCNV_H, OE_H, CLK, (AD00-AD02) <u>1</u> / <u>3</u> /	T	Digital input under test = $5.0 \text{ V}$ All other digital inputs = $D_{GND}$	+25°C	-5	5	- nA			
	TIH		+125°C	-50	50				
Digital Low Level Input Current EN_H, STCNV_H,	T.,	All digital inputs = D <sub>GND</sub>	+25°C	-5	5				
OE_H, CLK, (AD00-AD02) <u>1</u> / <u>3</u> /	11L		+125°C	-50	50				
Digital High Level Output Voltage (B00-B13) 1/	V <sub>OH</sub>	DVRP = 5.0 V, $V_{EN}$ = $D_{VCC}$ , $I_{OH}$ =	-4.0 mA	4.2	-	v			
		DVRP = 3.3 V, $V_{EN}$ = $D_{VCC}$ , $I_{OH}$ =	-4.0 mA	2.7	-	v			
		DVRP = 5.0 V, $V_{EN} = D_{VCC},$	-55°C, +25°C	-	0.6				
Digital Low Level Output Voltage (800-813) 1/	Va	$I_{OL} = +4.0 \text{ mA}$	+125°C	-	0.8	V			
	VOL	VOL	DVRP = 3.3 V, $V_{EN} = D_{VCC},$	-55°C, +25°C	-	0.6	v		
		$I_{OL} = +4.0 \text{ mA}$	+125°C	-	0.8				
Digital High Lovel Output Current (B00-B13) 1/	I <sub>OH</sub>	$DVRP = 5.0 V, V_{EN} = V_{IH}$		-	-4.0				
	(SOURCE)	$DVRP = 3.3 V, V_{EN} = V_{IH}$			-4.0	mΔ			
Digital Low Level Output Current (800-813) 1/	I <sub>OL</sub>	$DVRP = 5.0 V, V_{EN} = V_{IH}$		-	4.0	ШA			
	(sink)	$DVRP = 3.3 V, V_{EN} = V_{IH}$		-	4.0	.0			
High Output Leakage Current (B00-B13) 1/4/	Ioutur		+25°C	-5	5				
	TOULLKHI		+125°C	-50	50	nA			
Low Output Leakage Current (POD P12) 1/4/	Iout:	Ver - Deur	+25°C	-5	5				
Low Output Leakage Current (DOU-DIS) 1/ 4/	LOUTLKLO	VOE - DGND	+125°C	-50	50				



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

#### Notes:

- 1) Specification derated to reflect Total Dose exposure to 100 krad(Si) @ +25°C.
- 2) Not tested. Shall be guaranteed by design, characterization, or correlation to other test parameters.
- 3) These parameters for  $Tc = -55^{\circ}C$  are guaranteed by design, characterization, or correlation to other test parameters.
- 4) This test condition was used during Radiation Lot Acceptance Testing (RLAT), but not production tested

#### **Switching Characteristics**

 $(T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C, +A_{VCC} = +5.0 \text{ V}, +D_{VCC} = +5.0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN	ΤΥΡ	MAX	Units
STCNV_H to CLK Setup	t <sub>st-clk</sub>	DVRP = 5.0v, Freq = 1MHz	20	-	900	ns
ADDRESS to CLK Setup 1/	t <sub>adr-clk</sub>	DVRP = 5.0v, Freq = 1MHz	20	-	14,000	ns
CLK to BUSY_L High	t <sub>clk-busy_h</sub>	DVRP = 5.0v, Freq = 1MHz, C= 30pF, No Load	10	50	150	ns
CLK to BUSY_L Low	t <sub>clk-busy_l</sub>	DVRP = 5.0v, Freq = 1MHz, C= 30pF, No Load	10	50	150	ns
CLK to EOC_H High	t <sub>CLK-EOC_H</sub>	DVRP = 5.0v, Freq = 1MHz, C= 30pF, No Load	10	50	150	ns
CLK to EOC_H Low	t <sub>CLK-EOC_L</sub>	DVRP = 5.0v, Freq = 1MHz, C= 30pF, No Load	10	50	150	ns
EOC_H to OUTPUT DATA 2/	t <sub>eoc-data</sub>	DVRP = 5.0v, Freq = 1MHz, C = 30pF, R <sub>L</sub> = 4mA DVRP = 3.3v,	5	10	25	ns
		Freq = 1MHz, C = 30pF, $R_L$ = 4mA				
CLK period	t <sub>ськ</sub>	DVRP = 3.3v - 5.0v	1	-	-	us
CLK Pulse Width	t <sub>CLK_H</sub> , t <sub>CLK_L</sub>	DVRP = 3.3v - 5.0v	50	-	-	ns
CLK rise/fall time	t <sub>CLK_R/F</sub>	DVRP = 3.3v - 5.0v	-	-	15	ns
OE_H to OUTPUT DATA			-	-	25	ns

#### Notes:

- The address is latched after the 3rd clock but should be held for at least 6 clock cycles after the STCNV\_H is clocked in for margin, to ensure the Sample-and-Hold gate is closed. The Sample-and-Hold gate closes between 3 to 5 clock cycles. The max limit is associated with Continuous Mode operation.
- 2) Data is latched on the rising edge of EOC\_H



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958



Figure 3: Basic Timing Diagram

Pin #	Signal	Definition	Pin #	Signal	Definition
1	A <sub>VCC</sub>	Analog Supply Voltage	21	B10	Digital Output 10
2	D <sub>VCC</sub>	Digital Supply Voltage	22	B11	Digital Output 11
3	AD02	Multiplexer Address 02	23	B12	Digital Output 12
4	AD01	Multiplexer Address 01	24	B13	Digital Output 13
5	AD00	Multiplexer Address 00	25	EOC_H	End of Convert
6	CASE	Case Ground	26	BUSY_L	Busy
7	STCNV_H	Start Conversion	27	DRVN	Digital Output Low Reference Level
8	EN_H	Multiplexer Enable	28	DRVP	Digital Output High Reference Level
9	OE_H	Output Enable	29	D <sub>GND</sub>	Digital Supply Return
10	CLK	Clock Input	30	A <sub>GND</sub>	Analog Supply Return
11	B00	Digital Output 00	31	PREF	High Analog Reference Voltage
12	B01	Digital Output 01	32	AIN07	Analog Multiplexer Input 07
13	B02	Digital Output 02	33	AIN06	Analog Multiplexer Input 06
14	B03	Digital Output 03	34	AIN05	Analog Multiplexer Input 05
15	B04	Digital Output 04	35	AIN04	Analog Multiplexer Input 04
16	B05	Digital Output 05	36	AIN03	Analog Multiplexer Input 03
17	B06	Digital Output 06	37	AIN02	Analog Multiplexer Input 02
18	B07	Digital Output 07	38	AIN01	Analog Multiplexer Input 01
19	B08	Digital Output 08	39	AIN00	Analog Multiplexer Input 00
20	B09	Digital Output 09	40	NREF	Low Analog Reference Voltage

Figure 4: Package Pin-Out and Signal Definition



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## **RHD5958**

### Truth Table (AIN00 – AIN07)

AD02	AD01	AD00	EN_H	"ON" CHANNEL	
Х	Х	Х	L	NONE	
L	L	L	Н	AIN00	
L	L	Н	Н	AIN01	
L	Н	L	Н	AIN02	
L	Н	Н	Н	AIN03	
Н	L	L	Н	AIN04	
Н	L	Н	Н	AIN05	
Н	Н	L	Н	AIN06	
Н	Н	Н	Н	AIN07	
Figure 5: Truth Table					

.050 TYP. .006 .120 MAX. -.0165 TYP. ----3X .015 X 45 CHAMFER .030 X 45 CHAMFER 2.580 MAX. BOTH SIDES 2.100 BOTH SIDES 2.500 BOTH SIDES 10 SERIAL NO. 600 SQ 4X 1.720 BACK SIDE VIEW

Figure 6: Package Outline





DATASHEET

8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

#### **Application Notes**

1) How to hook this part up.

#### a) Single Conversion Mode

- I. Power:
  - 1) The Analog power AV<sub>CC</sub> should be 5V with 10uF and 0.1uF bypass and returned to a quiet ground via Agnd.
  - 2) The Digital power  $DV_{CC}$  should also be 5V with 10uF and 0.1uF bypass and returned to a ground other than the quiet ground via Dgnd.
  - 3) The output drive power DVRP can be either 5V or 3.3V and returned to a ground other than the quiet ground via DVRN. NOTE: This is the supply for the output drivers and there will be noise spikes on the return.
    - a) When operating into a 3.3V device, set DVRP to 3.3V for internal level shifting.
    - b) When operating into TTL or 5 volt logic, set DVRP to 5V for no level shifting.
- II. References:
  - 1) The PREF can be any voltage from the NREF value to  $V_{CC}$ . It is best to operate with PREF at least 0.25V away from  $V_{CC}$  to avoid gain compression, but it is feasible to operate PREF at  $V_{CC}$ . The impedance of the reference (PREF –to-NREF) is typ 3K and min 2K ohms
  - The NREF can be any voltage from the Ground to the PREF value. It is best to operate with NREF at least 0.25V away from Ground to avoid gain compression, but it is feasible to operate NREF at Ground.
- III. Analog Input Channels
  - 1) Leads 1,2,35-48 (Analog input 1-16) can be connected directly to the analog voltage sensors to be monitored.
  - 2) It is advisable to add a low pass filter on each channel to filter out high frequency noise if full 14 Bit operation is required
- IV. Digital Outputs
  - 1) Leads 14-27 (Bits 0-13) can be connected directly to an FPGA.
- V. Multiplexer Address Lines
  - 1) Leads 6-9 (Address 0-3) can be connected to a controller to select the proper input to be sampled.
  - 2) The address lines are active high.
- VI. Control Inputs
  - 1) Clock:
    - a) Best operation with a 50% duty cycle but can vary  $\pm 10\%$
    - b) Operating Frequency: Max 1MHz, Minimum frequency is determined by the droop rate of the internal Sample/Hold switch, which is in characterization.
    - c) Active High, CMOS levels
  - 2) Enables:
    - a) EN\_H:
      - I. Active High, CMOS levels
      - II. A low will place the unit in a sleep mode for low current draw. Nominal current is drawn when the unit is active.
    - b) OE\_H:
      - I. Active High, CMOS levels
      - II. A low will cause the outputs to be in Tri-State mode.



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

# RHD5958

- 3) Start Convert:
  - a) STCNV\_H:
    - Active High, CMOS levels.
    - The input must be pulsed Low/High/Low to and coincident with a rising clock edge to start a conversion cycle of 20 clocks.

#### VII. Control Outputs:

- 1) End of Conversion Cycle
  - a) EOC\_H
    - I. Active High, CMOS levels
    - II. This flag will be set high upon the completion of a 20 clock conversion cycle for only ONE CLOCK cycle.
    - III. Denotes that the conversion data is available on the digital output lines B00-B13
  - b) BUSY\_L
    - I. Active Low, CMOS levels
    - II. This flag is set low during the first clock cycle after a conversion cycle has been initiated.
    - III. The flag will be set high again ONE Clock cycle after the EOC\_H pulse.

### b) Continuous Mode

- i. Same as for single convert mode except:
- 1) Connect the BUSY\_L output directly to the STCNV\_H input.
  - a) When a conversion cycle is completed, the BUSY\_L transitions from Low-to-High initiating the next conversion cycle. Once the cycle commences, the BUSY\_L returns low which resets for the next STCNV\_H pulse.
  - b) This cycle initiates at a Power On condition. It is not required to start the first cycle. It is autonomous.

### Power Supply Sequencing

There is no power supply sequencing required for the RHD5958 and no harm will come to the unit with any combination of sequencing.

If a sequencing is desired, the suggested sequence would be:  $DV_{CC}$ ,  $AV_{CC}$  followed by DVRP.

#### Notes:

If DVRP is applied first, the output drivers may be in unknown states until  $DV_{CC}$  is applied. This may affect downstream components.

The digital and analog inputs should not be powered to more than 0.5V above their supply voltages to ensure the protection diodes do not become forward biased and draw excessive current.

The part will not be damaged with Voltages within reason above the supply, but any possible long term reliability effects cannot be determined.

Best to make sure all devices connected to the RHD5958 are powered simultaneously or make sure no I/O power up before the RHD5958.



### SCD5958 8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter RHD5958

### Differential and Integral Non-linearity (DNL, INL) Typical Plots

Typical DNL and INL plots for the CAES RHD5958 are shown below. The plots were taken on the CAES production tester. The references were set for 5.0v on the positive 'upper' reference (PREF) and 0.0 volts on the negative 'lower' reference (NREF). The input voltage was ramped from 0 volts to 5 volts and the data captured.

The majority of the DNL plot is within  $\pm 1$  LSB throughout the input voltage range with the exception of some outliers (unit dependent). There are anomalies occurring at the end points. At the upper end, approaching the 5 volt supply limit, there are issues with parameters operating at the supply limits which creates inaccuracies that affect the DNL at the last few codes. At the lower end there is a wide swing in DNL which may be associated with the test system and noisy test environments. Further characterization is required.

The INL plot shows the additive effects of the DNL throughout the input voltage range. In the range of Vin =0.5 volts to 5 volts, the INL is shown to be  $\pm 20$ LSBs which for a reference range of 5 volts and 14 Bits is an inaccuracy of 6.1 mV. At input voltages less than 0.5 volts, the DNL anomaly dominates and the accuracy falls off.

It has always been the intention for the RHD5958 to be operated away from the supply rail to avoid the inaccuracies of operating close to these areas.



Typical Protection Diode I-V Curve



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

# RHD5958

### FAQ:

- **Q**. Does the ADC needs to flush out the first read value after waking up, before reading meaningful values.?
- **A**. YES, after setting the EN input High, a full conversion should take place because there may be erroneous signal settings during the 'wake up' period that will need to be placed in the proper setting which would occur after a complete cycle has been executed. This way it is ensured that the state machine has all values initialized. So once an EOC high is detected, a meaningful conversion can be performed
- **Q**. Does OE\_H place EOC\_H in Tri-State?
- **A**. No, EOC\_H is not affected by OE\_H. The Output Enable signal (OE\_H) is pertinent to the Output data lines B(0:13). The EOC\_H signal is always enabled.
- Q. Does OE\_H place BUSY\_L in Tri-State?
- A. No, BUSY\_L is not affected by OE\_H either. The BUSY\_L signal is also always enabled.
- **Q**. Can the minimum wait time for starting a new conversion; rising edge of BUSY\_L to rising edge of STCNV\_H, be 0ns?
- A. Since BUSY\_L transitions high due to the rising edge of CLK and if there is 0ns time between BUSY\_L and STCNV\_H, then STCNV\_H would not get clocked in until the next rising edge of CLK. This is the same as Continuous Conversion Mode where BUSY\_L is tied to STCNV\_H (Ons delay)
- **Q**. What is the delay time for the rising edge of OE\_H to data being driven delay?
- **A**. The delay time from OE\_H to valid data output is 25ns Maximum.
- **Q**. Is the STCNV\_H signal edge triggered or a level?
- **A**. The STCNV\_H signal is clocked in on the rising edge of CLK. So the width has to be coincident with the clock edge with a minimum setup time of 20ns.
- **Q**. Are there internal references that powers the VPREF/VNREF pins on the device or are external references required?
- **A**. The RHD5958 requires an external power source on the PREF and NREF pins. The NREF can be tied to Ground, but if the reference range is set to be between the power supply rails (say 0.5v and 4.5v), they both requires external sources. These sources should be clean and stable in order to get the best conversion. Use of stable voltage reference devices with filtering is preferable over resistor dividers from  $V_{CC}$ /Gnd.



8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

### **Ordering Information**

Model	DLA SMD #	Screening	Package
RHD5958-7	-	Commercial Flow, +25°C testing only	
RHD5958-S	-	Military Temperature, -55°C to +125°C Screened in accordance with the individual Test Methods of MIL-STD-883 for Space Applications	40-lead
RHD5958-201-1S	5962-1221101KXC	In accordance with DLA SMD	CQIT
RHD5958-901-1S	5962R1221101KXC	In accordance with DLA Certified RHA Program Plan to RHA Level "R", 100 krad(Si)	

#### **Revision History**

Date	Revision	Change Description
11/6/2019	В	Import into CAES format. Change TID level to 100krad(Si), Add Diode Protection Circuit, Update Figure numbering, Add Switching Characteristics Table, Add Application Notes.
03/15/2021	С	Revised per ECN 23555.





8-Channel Multiplexed, 14-Bit, Analog-to-Digital Converter

## RHD5958

### **Datasheet Definitions**

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet <b>is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Long Island Inc. d/b/a CAES reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

