MUX8507

Features

- 64-Channels provided by six 16-channel multiplexers- 32 Kelvin measurement configured channels
- Radiation performance
 - Total dose: 300 krads(Si), Dose rate = 50 300 rads(Si)/s
 - SEU: Immune up to 120 MeV-cm²/mg
 - SEL: Immune by process design
- Full military temperature range
- Low power consumption < 90mW
- Two address buses (A0-3 & B0-3) and four enable lines afford flexible organization.
- Fast access time 1500ns typical
- Break-Before-Make switching
- Same Form / Fit / Function as ACT8500 minus channel input transorbs
- High analog input impedance (power on or off) ?
- Designed for aerospace and high reliability space applications
- Packaging Hermetic ceramic
 - 96 leads, 1.32"Sq x 0.20"Ht quad flat pack
 - Typical Weight 15 grams
- CAES Radiation Hardness Assurance Plan is DLA Certified to MIL-PRF-38534, Appendix G.



General Description

CAES MUX8507 is a radiation tolerant, 64 channel multiplexer MCM (multi-chip module).

The MUX8507 has been specifically designed to meet exposure to radiation environments. It is available in a 96 lead High Temperature Co-Fired Ceramic (HTCC) Quad Flatpack (CQFP). It is guaranteed operational from -55°C to +125°C. Available screened in accordance with MIL-PRF-38534, the MUX8507 is ideal for demanding military and space applications.

Organization and Application

The MUX8507 consists of six 16 channel multiplexers arranged as shown in the Block Diagram. The MUX8507 design is inherently radiation tolerant.




MUX8507

A Section

Thirty-two (32) Kelvin measurement channels addressable by bus $A_0 \sim A_3$, in two 16 channel blocks, each block enabled separately. Each block connects the addressed channel to two outputs, "Output" and "Current". This technique enables selecting and reading a remote resistive sensor without the multiplexer resistance being part of the measurement. For grounded sensors, this is done by passing current to the sensor by means of the "Current" pin and reading the resultant voltage (proportional to the sensor resistance) at the "Output" pin.

B Section

Thirty-two (32) channels addressable by bus $B_0 \sim B_3$, in two 16 channel blocks, each block enabled separately. Each block connects the addressed channel to one output. By paralleling the channel inputs and enables, this section can be converted to act like one of the 16 channel blocks of the A section.



MUX8507 64 - Channel Analog Mux Block Diagram



MUX8507

Absolute Maximum Ratings 1/

Parameter	Range	Units
Case Operating Temperature Range	-55 to +125	°C
Storage Temperature Range	-65 to +150	°C
Supply Voltage +V _{EE} (Pin 44) -V _{EE} (Pin 46) V _{REF} (Pin 48)	+16.5 -16.5 +16.5	V V V
Digital Input Overvoltage V _{EN} (Pins 5, 6, 91, 92), V _A (Pins 1, 3, 93, 95), V _B (Pins 2, 4, 94, 96)	< V _{REF} +4 > GND -4	V V
Analog Input Over Voltage V _{IN}	±35	V

Note:

1) All measurements are made with respect to ground.

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only; functional operation beyond the "Operation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may affect device reliability.

Recommended Operating Conditions 1/

Symbol	Parameter	Typical	Units
+V _{EE}	Positive Power Supply Voltage	+12.0 to +15.0 dc ± 5%	V
-V _{EE}	Negative Power Supply Voltage	-12.0 to -15.0 dc ± 5%	V
V _{REF}	Reference Voltage	+5.0	V
V _{AL}	Logic Low Level	+0.8	V
V _{AH}	Logic High Level	+4.0	V

Note:

1) Power Supply turn-on sequence shall be as follows: $+V_{EE}$, $-V_{EE}$, followed by V_{REF} .



DC Electrical Performance Characteristics 1/

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C, +V_{EE} = +15.75V, -V_{EE} = -15.75V, V_{REF} = +5.0V, Unless otherwise specified)$

Parameter	Symbol	Conditions	MIN	MAX	Units
	$+I_{EE}$	$V_{EN}(0-63) = V_A(0-3)_A = V_A(0-3)_B = 0$	0	3	mA
Supply Current	$-\mathrm{I}_{EE}$	VEN(U-03) - VA(U-3)A - VA(U-3)B - U	-3	0	mA
Зарріу Сапенс	$+I_{SBY}$	$V_{EN}(0-63) = 4V, V_A(0-3)_A =$	0	3	mA
	- ${ m I}_{\sf SBY}$	$V_A(0-3)_B = 0 \ \underline{6}/$	-3	0	mA
	$I_{AL}(0-3)_A$	$V_A = 0V 8/$	-4	4	μΑ
Address Input	I _{AH} (0-3) _A	$V_A = 5V \ \underline{8}/$	-4	4	μΑ
Current	I _{AL} (0-3) _B	$V_B = 0V 8/$	-2	2	μΑ
	I _{АН} (0-3) _В	$V_B = 5V 8/$	-2	2	μΑ
	I _{ENL} (0-15)	$V_{EN}(0-15) = 0V 8/$	-1	1	μА
	I _{ENH} (0-15)	$V_{EN}(0-15) = 5V 8/$	-1	1	μА
	I _{ENL} (16-31)	V _{EN} (16-31) = 0V <u>8</u> /	-1	1	μА
Enable Input Current	I _{ENH} (16-31)	V _{EN} (16-31) = 5V <u>8</u> /	-1	1	μΑ
Enable Input Current	I _{ENL} (32-47)	$V_{EN}(32-47) = 0V 8/$	-2	2	μΑ
	I _{ENH} (32-47)	$V_{EN}(32-47) = 5V 8/$	-2	2	μА
	I _{ENL} (48-63)	$V_{EN}(48-63) = 0V 8/$	-2	2	μΑ
	I _{ENH} (48-63)	$V_{EN}(48-63) = 5V 8/$	-2	2	μΑ



DC Electrical Performance Characteristics $\underline{1}$ / (continued)

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C, +V_{EE} = +15.75V, -V_{EE} = -15.75V, V_{REF} = +5.0V, Unless otherwise specified)$

Parameter	Symbol	Conditions		MIN	MAX	Units
Positive Input Leakage		$V_{IN} = +10V$, $V_{EN} = 4V$, output	+25°C	-10	+10	nA
Current CH0-CH31	$+I_{SOFFOUTPUT(0-31)}$	and all unused MUX inputs under test = -10V 2/, 3/, 8/	-	-100	+100	nA
Positive Input Leakage	$+I_{SOFFOUTPUT(32-63)}$	$V_{IN} = +10V$, $V_{EN} = 4V$, output	+25°C	-20	+20	nA
Current CH32-CH63	$+I_{SOFFCURRENT(32-63)}$	and all unused MUX inputs under test = -10V 2/, 3/, 8/	-	-200	+200	nA
Negative Input Leakage		$V_{IN} = -10V$, $V_{EN} = 4V$, output	+25°C	-10	+10	nA
Current CH0-CH31	- ${ m I}_{ m SOFFOUTPUT(0-31)}$	and all unused MUX inputs under test = $+10V \frac{2}{3}, \frac{3}{8}$	-	-100	+100	nA
Negative Input Leakage	$-I_{SOFFOUTPUT(32-63)}$	$V_{IN} = -10V$, $V_{EN} = 4V$, output	+25°C	-20	+20	nA
Current CH32-CH63	- $I_{SOFFCURRENT(32-63)}$	and all unused MUX inputs under test = $+10V \frac{2}{3}, \frac{3}{8}$	-	-200	+200	nA
Output Leakage Current	$+I_{DOFFOUTPUT}$	$V_{OUT} = +10V$, $V_{EN} = 4V$, output	and all	-100	+100	nA
OUTPUTS (pins 25, 26, 68 & 70) CURRENTS (pins 67 & 69)	$+ { m I}_{ m DOFFCURRENT}$	unused MUX inputs under test 3/, 4/, 8/		-100	+100	nA
Output Leakage Current	- $I_{DOFFOUTPUT}$	V _{OUT} = -10V, V _{EN} = 4V, output a	nd all	-100	+100	nA
OUTPUTS (pins 25, 26, 68 & 70) CURRENTS (pins 67 & 69)	-Idoffcurrent	unused MUX inputs under test = 4/, 8/	unused MUX inputs under test = $+10V \underline{3}$ /,		+100	nA
Switch ON Resistance	Rds(on)(0-63)A	$V_{IN} = +15.75V$, $V_{EN} = 0.8V$, $I_{OUT} = -1mA$ $2/$, $3/$, $5/$		500	3000	Ω
OUTPUTS (pins 25, 26, 68 & 70)	RDS(ON)(0-63)B	$V_{IN} = +5V$, $V_{EN} = 0.8V$, $I_{OUT} = -1mA$ I_{IJ} , I_{IJ}		500	3000	Ω
	RDS(ON)(0-63)C	$V_{IN} = -5V$, $V_{EN} = 0.8V$, $I_{OUT} = -4$ 2/, 3/, 5/	-1mA	500	3000	Ω
Cuitale ON Basistanas	RDS(ON)(0-63) _A	$V_{IN} = +15.75V$, $V_{EN} = 0.8V$, $I_{OL} = 0.8V$, I	_{лт} = -1mA	500	3000	Ω
Switch ON Resistance CURRENTS (pins 67 & 69)	RDS(ON)(0-63)B	$V_{IN} = +5V$, $V_{EN} = 0.8V$, $I_{OUT} = 2J$, $3J$, $5J$	-1mA	500	3000	Ω
	Rds(on)(0-63)C	$V_{IN} = -5V$, $V_{EN} = 0.8V$, $I_{OUT} = -4$ 2/, 3/, 5/	-1mA	500	3000	Ω
Collete ON Paristance	Rds(on)(0-63) _A	$V_{IN} = +11.4V$, $V_{EN} = 0.8V$, $I_{OUT} = 2J$, $3J$, $5J$, $7J$	= -1mA	500	3200	Ω
Switch ON Resistance OUTPUTS (pins 25, 26, 68 & 70)	RDS(ON)(0-63) _B	$V_{IN} = +5V$, $V_{EN} = 0.8V$, $I_{OUT} = 2J$, $3J$, $5J$, $7J$	-1mA	500	3000	Ω
	RDS(ON)(0-63)C	$V_{IN} = -5V$, $V_{EN} = 0.8V$, $I_{OUT} = +\frac{1}{2}$, $\frac{3}{2}$, $\frac{5}{2}$, $\frac{7}{2}$	-1mA	500	3000	Ω
	R _{DS} (ON)(32-63) _A	$V_{IN} = +11.4V$, $V_{EN} = 0.8V$, $I_{OUT} = -1mA$ 2/, 3/, 5/, 7/		500	3200	Ω
Switch ON Resistance CURRENTS (pins 67 & 69)	R _{DS} (ON)(32-63) _B	$V_{IN} = +5V$, $V_{EN} = 0.8V$, $I_{OUT} = 2/$, $3/$, $5/$, $7/$	-1mA	500	3000	Ω
	R _{DS} (ON)(32-63) _C	$V_{IN} = -5V$, $V_{EN} = 0.8V$, $I_{OUT} = +2J$, $3J$, $5J$, $7J$	500	3000	Ω	



MUX8507

Notes:

- Measure inputs sequentially. Ground all unused inputs of the device under test. V_A is the applied input voltage to the address lines A(0-3). V_B is the applied input voltage to the address lines B(0-3).
- 2) V_{IN} is the applied input voltage to the input channels CH0-CH63.
- 3) V_{EN} is the applied input voltage to the enable lines EN (0-15), EN (16-31) EN (32-47) and EN (48-63).
- 4) V_{OUT} is the applied input voltage to the output lines OUTPUT(0-15), OUTPUT(16-31), OUTPUT(32-47), OUTPUT(48-63), CURRENT(32-47) and CURRENT(48-63).
- 5) Negative current is the current flowing out of each of the MUX pins. Positive current is the current flowing into each MUX pin.
- 6) Not tested, guaranteed to the specified limits.
- 7) $+V_{EE} = +11.4 \text{ Vdc}$, $-V_{EE} = -11.4 \text{ Vdc}$ and $V_{REF} = 5.0 \text{ V}$
- 8) These parameters for Tc = -55°C are guaranteed by design, characterization, or correlation to other test parameters but not production tested.

Switching Characteristics

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C, +V_{EE} = +15.75V, -V_{EE} = -15.75V, V_{REF} = +5.0V, Unless otherwise specified)$

Parameter	Symbol	Conditions		MIN	MAX	Units
	L 111	$R_L = 10K\Omega$, $C_L = 50pF$	T _C = +25°C, +125°C	10	1500	ns
	t₄HL	NL - 10K22, CL - 30pi	T _C = -55°C	10	3500	ns
Cwitching Toot MIIV	Switching Test MUX tal.H	$R_L = 10K\Omega$, $C_L = 50pF$	T _C = +25°C, +125°C	10	2000	ns
Switching rest MOX		NL - 10K22, CL - 30pi	T _C = -55°C	10	5000	ns
	t _{on} EN	$R_L = 1K\Omega$, $C_L = 50pF$		10	1500	ns
	toffEN	$R_L = 1K\Omega$, $C_L = 50pF 1$		10	1000	ns

Note:

1) $+V_{EE} = +11.4 \text{ Vdc}$, $-V_{EE} = -11.4 \text{ Vdc}$ and $V_{REF} = 5.0 \text{ V}$



Truth Table (CH0 - CH15)

В3	B2	B1	ВО	EN(0-15)	"ON" CHANNEL <u>1</u> /
Х	X	Х	X	Н	NONE
L	L	L	L	L	CH0
L	L	L	Н	L	CH1
L	L	Н	L	L	CH2
L	L	Н	Н	L	CH3
L	Н	L	L	L	CH4
L	Н	L	Н	L	CH5
L	Н	Н	L	L	CH6
L	Н	Н	Н	L	CH7
Н	L	L	L	L	CH8
Н	L	L	Н	L	CH9
Н	L	Н	L	L	CH10
Н	L	Н	Н	L	CH11
Н	Н	L	L	L	CH12
Н	Н	L	Н	L	CH13
Н	Н	Н	L	L	CH14
Н	Н	Н	Н	L	CH15

^{1/} Between CH0-15 and OUTPUT (0-15)

Truth Table (CH16 - CH31)

В3	B2	B1	В0	EN(16-31)	"ON" CHANNEL <u>1</u> /
X	X	Х	X	Н	NONE
L	L	L	L	L	CH16
L	L	L	Н	L	CH17
L	L	Н	L	L	CH18
L	L	Н	Н	L	CH19
L	Н	L	L	L	CH20
L	Н	L	Н	L	CH21
L	Н	Н	L	L	CH22
L	Н	Н	Н	L	CH23
Н	L	L	L	L	CH24
Н	L	L	Н	L	CH25
Н	L	Н	L	L	CH26
Н	L	Н	Н	L	CH27
Н	Н	L	L	L	CH28
Н	Н	L	Н	L	CH29
Н	Н	Н	L	L	CH30
Н	Н	Н	Н	L	CH31

1/ Between CH16-31 and OUTPUT (16-31)



Truth Table (CH32 - CH47)

А3	A2	A1	Α0	EN(32-47)	"ON" CHANNEL <u>1</u> /
Х	Х	X	X	Н	NONE
L	L	L	L	L	CH32
L	L	L	Н	L	CH33
L	L	Н	L	L	CH34
L	L	Н	Н	L	CH35
L	Н	L	L	L	CH36
L	Н	L	Н	L	CH37
L	Н	Н	L	L	CH38
L	Н	Н	Н	L	CH39
Н	L	L	L	L	CH40
Н	L	L	Н	L	CH41
Н	L	Н	L	L	CH42
Н	L	Н	Н	L	CH43
Н	Н	L	L	L	CH44
Н	Н	L	Н	L	CH45
Н	Н	Н	L	L	CH46
Н	Н	Н	Н	L	CH47


^{1/} Between CH32-47 and OUTPUT (32-47) and CURRENT (32-47)

Truth Table (CH48 – CH63)

А3	A2	A1	Α0	EN(48-63)	"ON" CHANNEL <u>1</u> /
X	X	X	X	Н	NONE
L	L	L	L	L	CH48
L	L	L	Н	L	CH49
L	L	Н	L	L	CH50
L	L	Н	Н	L	CH51
L	Н	L	L	L	CH52
L	Н	L	Н	L	CH53
L	Н	Н	L	L	CH54
L	Н	Н	Н	L	CH55
Н	L	L	L	L	CH56
Н	L	L	Н	L	CH57
Н	L	Н	L	L	CH58
Н	L	Н	Н	L	CH59
Н	Н	L	L	L	CH60
Н	Н	L	Н	L	CH61
Н	Н	Н	L	L	CH62
Н	Н	Н	Н	L	CH63

 $[\]underline{1}/$ Between CH48-63 and OUTPUT (48-63) and CURRENT (48-63)





Note: f = 10KHz, Duty cycle = 50%.



Pin Numbers & Functions

MUX8507 - 96 Leads Ceramic QUAD Flat Pack

Pin #	Function	Pin #	Function	Pin #	Function
1	A2	33	CH11	65	CH49
2	B2	34	CH27	66	CH48
3	A3	35	CH12	67	Output I (48-63)
4	В3	36	CH28	68	Output V (48-63)
5	EN 0-15	37	CH13	69	Output I (32-47)
6	EN 16-31	38	CH29	70	Output V (32-47)
7	CH0	39	CH14	71	GND
8	CH16	40	CH30	72	GND
9	CH1	41	CH15	73	CH47
10	CH17	42	CH31	74	CH46
11	CH2	43	NC	75	CH45
12	CH18	44	+V _{EE}	76	CH44
13	CH3	45	NC	77	CH43
14	CH19	46	-V _{EE}	78	CH42
15	CH4	47	NC	79	CH41
16	CH20	48	V_{REF}	80	CH40
17	CH5	49	NC	81	CH39
18	CH21	50	CASE GND	82	CH38
19	CH6	51	CH63	83	CH37
20	CH22	52	CH62	84	CH36
21	CH7	53	CH61	85	CH35
22	CH23	5 4	CH60	86	CH34
23	GND	55	CH59	87	CH33
24	GND	56	CH58	88	CH32
25	Output V(0-15)	57	CH57	89	GND
26	Output V(16-31)	58	CH56	90	GND
27	CH8	59	CH55	91	EN 48-63
28	CH24	60	CH54	92	EN 32-47
29	CH9	61	CH53	93	A0
30	CH25	62	CH52	94	B0
31	CH10	63	CH51	95	A1
32	CH26	64	CH50	96	B1


Notes:

- 1) It is recommended that all "NC or "no connect pin" be grounded. This eliminates or minimizes any ESD or static buildup.
- 2) Package lid is internally connected to circuit ground (Pins 23, 24, 50, 71, 72, 89 & 90)



Ordering Information

Model	DLA SMD #	Screening	Package
MUX8507-7	-	Commercial Flow, +25°C testing only	
MUX8507-201-1S	5962-1021201KXC	In accordance with DLA SMD	QUAD Flat
MUX8507-901-1S	5962F1021201KXC	In accordance with DLA Certified RHA Program Plan to RHA Level "F", 300krad(Si)	Pack



Flat Package Outline

Note: Outside ceramic tie bars not shown for clarity. Contact factory for details.



MUX8507

Datasheet Definitions

Batabileet Berinitions	Datable Collinitions					
	DEFINITION					
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .					
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.					
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.					

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Long Island Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

