Table 1: Cross Reference of Applicable Products

Product Name	Manufacturer Part Number	SMD #	Device Type	Internal PIC Number
UT700 LEON 3FT	UT700	5962-13238	Memory Controller	WQ03

1.0 Overview

The UT700 LEON 3FT consists of multiple on-chip modules and a fault tolerance memory controller that supports three types of memory devices, PROM, SRAM, and SDRAM respectively. These three types of memory devices are mapped into its specific memory regions defined by the UT700 LEON 3FT architecture. Please see **Figure 1** for the types of memories mapping onto the memory map.




Figure 1: Volatile and Non-Volatile Memory Map

Note: For maximum PROM, SRAM, and SDRAM support sizes, please refer to the UT700 LEON 3FT Functional Manual.

The memory controller employs two types of fault-tolerance techniques. Each type of the fault-tolerance techniques can be applied to the specific memory types using the GPIOs' setting and the memory configuration registers (MCFGX) provided by the memory controller. The memory controller also supports memory devices with data bus width of 8, 16 and 32-bits.

This Application Note (AN) will provide concise ways to enable EDAC for the different types of memory devices mapped to the UT700 LEON fault tolerance memory controller both in hardware and software.



2.0 UT700 LEON 3FT Memory Controller

The fault tolerance memory controller provides both the BCH EDAC and Reed-Solomon EDAC features to improve the data integrity of the memory devices.

The BCH EDAC algorithm generates a 7-bit checksum for every 32-bit word and provides a single-bit-error correction and a dual-bit-error detection to that data word. BCH EDAC can be used on PROM, SRAM, and SDRAM memory by setting the corresponding EDAC enable bits in the MCFGX and the respective GPIO settings. For more details about the BCH EDAC, please refer to the UT700 LEON 3FT Functional Manual **3.10.1** BCH EDAC.

The Reed-Solomon EDAC algorithm provides a block error correction that generates a 16-bit checksum for every 32-bit data word and is capable of correcting any two adjacent 4-bit-nibble errors. The Reed-Solomon EDAC only supports SDRAM. For more details about the Reed-Solomon EDAC, please refer to the UT700 LEON 3FT Functional Manual **3.10.2** Reed-Solomon EDAC.

Table 1 provides a breakdown of all the memory device configurations that are supported by the BCH and the Reed-Solomon EDAC.

Memory Type	ECH EDAC	Remarks	Reed-Solomon EDAC	Remarks
8-bit PROM	Supported	Configuration using GPIO[2:0] and	Not Supported	
32-bit PROM	Supported	mkprom2	Not Supported	
8-bit SRAM	Supported	Configuration using MCECV	Not Supported	N.A
32-bit SRAM	Supported	Configuration using MCFGX	Not Supported	
32-bit SDRAM	Supported	Configuration using MCFGX	Supported	Configuration using MCFGX

Table 2: Types of Memory Device Configurations

3.0 Memory Configuration

The following sections will show how each memory device is configured to function with the UT700 LEON 3FT memory controller with EDAC enabled. Hardware block diagrams will be referenced that show how the memory devices are connected to the UT700 LEON 3FT Memory Controller. Software examples will be provided to show how to set the MCFGX to enable the memory devices in different operation modes as shown in **Table 2**.

3.1 Programmable Read-Only Memory, PROM

At Power-On-Reset (POR), the UT700 goes through a series of internal initialization steps followed by the reading of the PROM for the next flow control instruction required by the system to function.

Therefore, using the MCFGX to configure the PROM bus width will not work; the UT700 needs to know how to read the instruction from the PROM to perform the configuration.

The correct way to configure the PROM data bus width and enable BCH EDAC is to drive the GPIO [2:0] to its appropriate states as shown in **Table 3**.



Table 3: PROM Data Bus and ECH EDAC Configuration

PROM Data Bus Width	GPIO[2]	GPIO[1]	GPIO[0]	Remarks
8-bit/No ECH EDAC	0	0	0	
8-bit/With ECH EDAC	1	0	0	mkprom2
32-bit/No ECH EDAC	0	1	0	
32-bit/With ECH EDAC	1	1	0	mkprom2
Not Used	Х	1	1	Illegal state

3.1.0 PROM Configuration, BCH EDAC

Please refer to Memory Controller with EDAC chapter block diagrams (**Figure 3.2 and Figure 3.4**) for 8-bit and 32-bit Memory Interface Examples in the UT700 LEON 3FT Functional Manual. In addition to these block diagrams, the PROM also requires that the GPIO [2:0] be set to its appropriate states based on the data bus width of the PROM devices.

The GPIO pins setting are shown in **Table 3**. To set the GPIO to logic `1', a pull-up to 3.3V with a 1K and higher resistance resistor is needed. To set the GPIO to logic `0', a pull-down with a 10K resistor is needed.

There is no software setting requirement to configure the PROM memory interface. However, to support ECH EDAC, a special utility known as the **MKPROM2** is required to generate the 7-bit checksums. These checksum bits will be stored in the upper 20% region of the PROM, a unique feature offered by the memory controller to reduce the number of chip counts and reduce the size of the PCB.

8-bit PROM

In 8-bit mode, the mkprom2 utility offers two ways to generate the BCH EDAC checksums: a 4:1 space ratio or a 3:1 space ratio BCH checksum output file (they are the same except their space allocation). Appended are the command lines and parameters required to generate BCH checksums as follows:

```
mprom2 -romwidth 8 -romsize 2048 -romcs 1 Appl -mv8 -bch8 // 4:1 space ratio
mprom2 -romwidth 8 -romsize 2048 -romcs 1 Appl -mv8 -bch8q // 3:1 space ratio
```

The 4:1 space ratio BCH checksum requires a 20% of the upper PROM space while the 3:1 space ratio BCH checksum requires a 25% of the upper PROM space.

Once the checksum file is generated, you can use **GRMON (flash load <file>)** to program the application file and the checksum file to the PROM device. The code and the checksum bits are organized in the PROM as shown in **Figure 2** and the coloring shows its relationship.






Figure 2: 8-bit PROM Code and BCH Checksum organization

32-bit PROM

MKPROM2 and GRMON do not support 32-bit PROM mode. For more information on 32-bit PROM mode, please contact your area FAE for more information.

In 32-bit mode, the code and BCH checksum bits are organized as shown in Figure 3.

8-bit	8-bit	8-bit	8-bit	8-bit/16-bit
CD[0]	CD[1]	CD[2]	CD[3]	CB[0]
CD[4]	CD[5]	CD[6]	CD[7]	CB[1]
CD[8]	CD[9]	CD[10]	CD[11]	CB[2]
CD[12]	CD[13]	CD[14]	CD[15]	CB[3]

Figure 3: 32-bit PROM Code and BCH Checksum organization

Legend:

CB: checksum bits CD: code

Please refer to the **GRMON** and **MKPROM2** documents for more information. The **GRMON** and **MKPROM2** utilities and it documents can be found in cobhamaes.com.



3.2 Static Random-Access Memory, SRAM

After POR, device initialization loads from the of PROM device. During this state, the stack and heap memory (SRAM/SDRAM) are not yet available to the system. This means that the application in the PROM must not access the volatile memory until it is initialized. Since this is the order of the system flow control, configuring and initializing the volatile memories via the MCFGX is possible.

The SRAM configuration and initialization are shown in the following section.

3.2.0 SRAM Configuration, BCH EDAC

Please reference to **3.1.0** for hardware connection block diagrams. SRAM configuration can be achieved via the MCFGX registers.

In Table 4, these are the codes needed to configure the SRAM for its respective operation as follows:

Table 4: SRAM Data Bus and ECH EDAC Configuration

Memory Configuration Register 2

Bit#	Name	8-bit	32-bit	Remarks	
14	DE	0x0/0x1	0x0/0x1	SDRAM controller disable automatically enable SRAM 0: SDRAM controller disabled 1: SDRAM controller enabled	
13	SI	x/0x0	x/0x0	SRAM enable	
12-9	SZ	size	size	Size of each SRAM bank as 8 * 2 ^{sz} KB 0000: 8KB 0001: 16KB 0010: 32KB 1111: 256MB	
6	RM	0x1	0x1		
5-4	SD	0x0	0x2	Data width of the SRAM area	
3-2	SW	0x0	0x0	Number of wait states during SRAM write cycles	
1-0	SR	0x0	0x0	Number of wait states during SRAM read cycles	

Memory Configuration Register 3

Bit#	Name	8-bit	32-bit	Remarks
9	SE	0x1	0x1	Enable EDAC checking of the SDRAM or SRAM area 0: EDAC checking of the RAM area disabled 1: EDAC checking of the RAM area enabled



Extracting the data from the **Table 4** for 8-bit mode, the C codes are as appended.

FRMCTRL.MCFG2.B.DE = 0x1;	// 0: SDRAM controller enabled
<pre>FRMCTRL.MCFG2.B.SI = 0x0;</pre>	// 0: SRAM enabled
FRMCTRL.MCFG2.B.SZ = 0xF;	// 256MB
FRMCTRL.MCFG2.B.RM = 0×1 ;	<pre>// Enable read-modify-write</pre>
FRMCTRL.MCFG2.B.SD = 0×0	// 8-bit
FRMCTRL.MCFG2.B.SW = 0×0	<pre>// 0 wait state (write) change this for different SRAM</pre>
FRMCTRL.MCFG2.B.SR = $0x0$	<pre>// 0 wait state (read) change this for different SRAM</pre>
FRMCTRL.MCFG3.B.SE = $0x1$	<pre>// 1 wait state (read) change this for different SRAM</pre>

In 8-bit mode, the checksum bits are stored similar to the PROM at the upper 20% of the SRAM. The difference is the checksum bits are created on the fly. For 32-bit mode, another 8-bit SRAM (size=20% of the 32-bit SRAM) is required for storing the checksum bits generated by the BCH engine and retrieving for error detection and correction.

The code and its respective checksum bits for 8-bit and 32-bit SRAMs are organized in the same format as the PROM device as shown in **Figure 2** and **Figure 3** respectively.

Please see Appendix A for the fault tolerance memory controller header file.

3.3 Synchronous Dynamic Random-Access Memory, SDRAM

Similar to **3.2**, the SDRAM also needs to be initialized before being used. However, for SDRAM, the memory controller supports both BCH and Reed-Solomon EDAC.

The SDRAM configuration and initialization are shown in the following section.

3.3.0 SDRAM Configuration, BCH and Reed-Solomon EDAC

Please reference to **3.1.0** for hardware connection block diagrams. SDRAM configuration can be achieved via the MCFGX registers.

In **Table 5**, the 32-bit data width SDRAM supports both BCH and Reed-Solomon EDAC. These are the codes needed to configure the SDRAM for its respective operation mode as follows:

Table 5: SRAM Data Bus and ECH EDAC Configuration

Memory Configuration Register 2

Bit#	Name	BCH	Reed-Solomon	Remarks
14	DE	0x0/0x1	0x0/0x1	SDRAM controller disable automatically enable SRAM 0: SDRAM controller disabled 1: SDRAM controller enabled
13	SI	x/0x0,0x1	x/0x0,0x1	0:0x6000_0000, 1:0x4000_0000 (Memory Map address)



Memory Configuration Register 3

Bit#	Name	BCH	Reed-Solomon	Remarks
28	RSE	0x0	0x1	Reed-Solomon EDAC 0: BCH EDAC available for SDRAM 1: Reed-Solomon EDAC available for SDRAM
9	SE	0x1	0x1	Enable EDAC checking of the SDRAM or SRAM area 0: EDAC checking of the RAM area disabled 1: EDAC checking of the RAM area enabled

Extracting the data from the **Table 5** for Reed-Solomon, the C codes are as appended.

FRMCTRL.MCFG2.B.DE FRMCTRL.MCFG2.B.SI			SDRAM controller enabled SDRAM mapped at 0x6000_0000
 FRMCTRL.MCFG3.B.RSE FRMCTRL.MCFG3.B.SE			BCH EDAC, 1: Reed-Solomon EDAC BCH EDAC, 1: Reed-Solomon EDAC

The C codes above are required to enable EDAC for SDRAM, BCH or Reed-Solomon. Additional configurations are needed to set the other timing requirements for the type of SDRAM used. These settings can be found in MCFG2 and MCFG3.

The code and its respective checksum bits are organized in the same format as the PROM device as shown in **Figure 3** (For Reed-Solomon, CB is 16 bit wide).

Please see Appendix A for the fault tolerance memory controller header file.

4.0 Summary and Conclusion

For more information about our UT700 LEON 3FT/SPARC[™] V8 Microprocessor and other products please visit our website, cobhamaes.com.



Appendix A: Header File

<pre>/************************************</pre>					
<pre>* MODULE: FTWCTRL Memory Controller Registers * * *********************************</pre>	/*******	* * * * * * * * * * * * * * * * * * * *	******	*****	
<pre>\\\</pre>					
<pre>Hefine FRMCTRL_ADDR 0x8000000 struct FRMCTRL_TAG {</pre>	\ * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	******	·> ·**********************************	
<pre>struct FRMCTRL_TAG { union (</pre>				7	
<pre>union [vuint32_t R; // Figure 3.5 Memory Configuration Register 1 struct { vuint32_t RES31 :1; // Reserved vuint32_t AB :1; // Asynchronous bus ready vuint32_t IBW :2; // I/O data bus width vuint32_t IBW :2; // I/O data bus ready enable vuint32_t RES24 :1; // Bus error enable vuint32_t RES24 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t PE :1; // PROM size is fixed at 256MB (1111) vuint32_t RES112 :2; // Reserved vuint32_t RES1312 :2; // Reserved vuint32_t RES1312 :2; // Reserved vuint32_t RES1312 :2; // PROM write enable vuint32_t RES1312 :2; // Number of wait states during PROM write cycles vuint32_t PE :1; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM TERP parameter vuint32_t DC :1; // SDRAM TERP parameter vuint32_t DC :1; // SDRAM TERP parameter vuint32_t DZ :3; // SDRAM TERP parameter vuint32_t DZ :3; // SDRAM Column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD [2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD [2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD [2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD [2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD [2; // SDRAM column size is 2048 when bits [25:23] = 111</pre>					
<pre>vuint32_t R; // Figure 3.5 Memory Configuration Register 1 struct { vuint32_t RES31 1; // Reserved vuint32_t AB 1; // Reserved vuint32_t IB 2; // I/O data bus width vuint32_t BE 2; // I/O data bus width vuint32_t BE 2; // I/O data bus width vuint32_t BE 2; // I/O data bus width vuint32_t RES24 1; // Reserved vuint32_t RES18 1; // Number of wait states during I/O accesses vuint32_t RES18 1; // Reserved vuint32_t RES10 1; // Reserved vuint32_t RES10 1; // Reserved vuint32_t RES10 1; // Reserved vuint32_t RES10 1; // Number of wait states during PROM write cycles vuint32_t RE 4; // Number of wait states during PROM read cycles } B; } MCFGI; union { vuint32_t RE 7; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DP 1; // SDRAM refresh vuint32_t DP 1; // SDRAM refresh vuint32_t DP 2; // SDRAM TRP parameter vuint32_t DP 2; // SDRAM CAS parameter vuint32_t DP 2; // SDRAM CAS parameter vuint32_t DP 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 3; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD 3; // SDRAM</pre>		110 [
<pre>Register 1</pre>		m + 22 + D		// Eiguno 2 5 Momente Configuration	
<pre>struct { vuint32_t RES31 :1; // Reserved vuint32_t AB :1; // PROM area bus enable vuint32_t IB :1; // Asynchronous bus ready vuint32_t IB :1; // I/O area bus ready enable vuint32_t IB :1; // I/O area bus ready enable vuint32_t BE :1; // I/O area bus ready enable vuint32_t RES24 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES12 :2; // Reserved vuint32_t RES10 :1; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t RES10 :1; // PROM write enable vuint32_t RES10 :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PE :2; // Data width of the PROM area vuint32_t RES10 :1; // Number of wait states during PROM write cycles vuint32_t RE :4; // Number of wait states during PROM read cycles vuint32_t RE :1; // SDRAM TRP parameter vuint32_t DR :1; // SDRAM TRP parameter vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DC :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2;</pre>		/uillesz_t K,		// Figure 5.5 Memory configuration	
<pre>vuint32_t RES31 :1; // Reserved vuint32_t PB :1; // Reynchronous bus ready vuint32_t IB :1; // Asynchronous bus ready vuint32_t IB :1; // I/O area bus ready enable vuint32_t IB :1; // I/O area bus ready enable vuint32_t RES24 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES19 :2; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t RES10 :1; // PROM size is fixed at 256MB (1111) vuint32_t RES10 :1; // Reserved vuint32_t RES10 :1; // SDRAM refresh vuint32_t RES10 :1; // SDRAM TRF parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DF :2; // SDRAM CAS parameter vuint32_t DF :2; // SDRAM CAS parameter vuint32_t DF :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DW :1; // Memory controller data bus width</pre>					
<pre>vuint32_t PB :1; // PROM area bus enable vuint32_t AB :1; // Asynchronous bus ready vuint32_t IBW :2; // I/O data bus width vuint32_t IB :1; // I/O area bus ready enable vuint32_t RES24 :1; // Reserved vuint32_t RES14 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :2; // Reserved vuint32_t RES10 :1; // Soram trates during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { register 2 struct { vuint32_t DR :1; // SDRAM TRP parameter vuint32_t DD :1; // SDRAM TAP parameter vuint32_t DD :1; // SDRAM CAS parameter vuint32_t DD :1; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command</pre>	5		. 1 .		
<pre>vuint32_t AB :1; // Asynchronous bus ready vuint32_t IBW :2; // I/O data bus width vuint32_t BE :1; // I/O area bus ready enable vuint32_t BE :1; // Bus error enable vuint32_t RES24 :1; // Reserved vuint32_t RES14 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES18 :1; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t PE :1; // PROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM write cycles } B; } MCFG1; union { vuint32_t DR :1; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM TRFP parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4ME*2DZ vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DM :1; // Memory controller data bus width</pre>					
<pre>vuint32_t IBW :2; // I/O data bus width vuint32_t IB :1; // I/O area bus ready enable vuint32_t RES24 :1; // Bus error enable vuint32_t RES24 :1; // Reserved vuint32_t RES14 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES18 :1; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PE :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles } struct { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DP :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DM :1; // Memory controller data bus width</pre>		_			
<pre>vuint32_t IB :1; // I/O area bus ready enable vuint32_t BE :1; // Bus error enable vuint32_t RES24 :1; // Reserved vuint32_t IW :4; // Number of wait states during I/O accesses vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t PE :1; // PROM write enable vuint32_t PE :1; // PROM write enable vuint32_t PD :2; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DR :1; // SDRAM TRP parameter vuint32_t DP :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRP parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t DM :1; // SDRAM column size is 2048 when bits vuint32_t EM :1; // SDRAM column size is 2048 when bits vuint32_t EM :1; // SDRAM column size is 2048 when bits vuint32_t EM :1; // SDRAM column size is 2048 when bits vuint32_t EM :1; // SDRAM column s</pre>					
<pre>vuint32_t RES24 :1; // Reserved vuint32_t IW :4; // Number of wait states during I/O accesses vuint32_t IE :1; // I/O enable vuint32_t RES18 :1; // Reserved vuint32_t RES1312 :2; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t PE :1; // FROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t R; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DP :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DZ :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command</pre>					
<pre>vuint32_t RES24 :1; // Reserved vuint32_t IW :4; // Number of wait states during I/O accesses vuint32_t IE :1; // I/O enable vuint32_t RES18 :1; // Reserved vuint32_t RES1312 :2; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t PE :1; // FROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t R; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DP :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DZ :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command</pre>		vuint32_t IB	:1;	// I/O area bus ready enable	
<pre>vuint32_t RES24 :1; // Reserved vuint32_t IW :4; // Number of wait states during I/O accesses vuint32_t IE :1; // I/O enable vuint32_t RES18 :1; // Reserved vuint32_t RES1312 :2; // Reserved vuint32_t RES10 :1; // Reserved vuint32_t PE :1; // FROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles vuint32_t R; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DP :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM CAS parameter vuint32_t DZ :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command</pre>		vuint32_t BE	:1;	// Bus error enable	
<pre>vuint32_t IW :4; // Number of wait states during I/O accesses vuint32_t IE :1; // I/O enable vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PR :4; // Number of wait states during PROM write cycles</pre>		vuint32 t RES24	:1;	// Reserved	
<pre>accesses vuint32_t IE :1; // I/O enable vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t PD :2; // Data width of the PROM area vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		vuint32 t IW	:4;	<pre>// Number of wait states during I/O</pre>	
<pre>vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DP :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRP carameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :1; // Memory controller data bus width</pre>	accesses	—			
<pre>vuint32_t RES18 :1; // Reserved vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DP :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRP carameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :1; // Memory controller data bus width</pre>		vuint32 t IE	:1;	// I/O enable	
<pre>vuint32_t PZ :4; // PROM size is fixed at 256MB (1111) vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRF parameter vuint32_t DC :1; // SDRAM TRF parameter vuint32_t DZ :3; // SDRAM CAS parameter vuint32_t DZ :3; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>					
<pre>vuint32_t RES1312 :2; // Reserved vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRFC parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>)
<pre>vuint32_t PE :1; // PROM write enable vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFGI; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4ME*2DZ vuint32_t DD :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		_			·
<pre>vuint32_t RES10 :1; // Reserved vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t DD :2; // SDRAM command vuint32_t DD :1; // Memory controller data bus width</pre>					
<pre>vuint32_t PD :2; // Data width of the PROM area vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; } MCFG1; union { vuint32_t R; Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM TRFC parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t BW :1; // Memory controller data bus width</pre>			• 1 •	// Reserved	
<pre>vuint32_t PW :4; // Number of wait states during PROM write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles } B; MCFGI; union { vuint32_t R; Register 2 struct { vuint32_t DP :1; // SDRAM refresh vuint32_t DF :3; // SDRAM TRP parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		$varmed_{2}$ the $browned browned bro$	• • • •	// Data width of the PROM area	
<pre>write cycles vuint32_t PR :4; // Number of wait states during PROM read cycles</pre>		vullicsz_t PD	• 2 ,	// Data width of the FROM area	(
<pre>vuint32_t PR :4; // Number of wait states during PROM read cycles</pre>		Vulliusz_t PW	• 4,	// Number of walt states during FROM	•
<pre>read cycles } B; } MCFG1; union { vuint32_t R; register 2 struct { vuint32_t DR vuint32_t DP vuint32_t DF vuint32_t DF vuint32_t DC vuint32_t DC vuint32_t DZ vuint32_t DZ vuint32_t DS vuint32_t DS vuint32_t DD vuint32_t DD vuint32_t DD vuint32_t DD vuint32_t BW il; // SDRAM command vuint32_t BW il; // Memory controller data bus width</pre>	write cycles			// Number of weit states during DDOM	r
<pre>} B; } MCFG1; union { vuint32_t R;</pre>		VUINU32_L PR	:4;	// Number of walt states during PROM	•
<pre>} MCFG1; union { vuint32_t R;</pre>		_			
<pre>union { vuint32_t R; vuint32_t DR; vuint32_t DR; vuint32_t DR; vuint32_t DR; vuint32_t DP; vuint32_t DF; vuint32_t DF; vuint32_t DC; vuint32_t DZ; vuint32_t DZ; vuint32_t DZ; vuint32_t DS; vuint32_t DS; vuint32_t DD; vuint32_t BW; i1; // Memory controller data bus width</pre>	-	в;			
<pre>vuint32_t R; // Figure 3.6 Memory Configuration Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>					
<pre>Register 2 struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>					
<pre>struct { vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		/uint32_t R;		<pre>// Figure 3.6 Memory Configuration</pre>	
<pre>vuint32_t DR :1; // SDRAM refresh vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>	Register 2				
<pre>vuint32_t DP :1; // SDRAM TRP parameter vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>	s	struct {			
<pre>vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>					
<pre>vuint32_t DF :3; // SDRAM TRFC parameter vuint32_t DC :1; // SDRAM CAS parameter vuint32_t DZ :3; // Bank size for SDRAM chip selects defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		vuint32 ^t DP	:1;	// SDRAM TRP parameter	
vuint32_t DC:1;// SDRAM CAS parametervuint32_t DZ:3;// Bank size for SDRAM chip selectsdefined as 4MB*2DZvuint32_t DS:2;vuint32_t DS:2;// SDRAM column size is 2048 when bits[25:23] = 111vuint32_t DD:2;vuint32_t BW:1;// Memory controller data bus width					
<pre>defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		vuint32 ^t DC	:1;	// SDRAM CAS parameter	
<pre>defined as 4MB*2DZ vuint32_t DS :2; // SDRAM column size is 2048 when bits [25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>		vuint32 t DZ	:3;	// Bank size for SDRAM chip selects	
<pre>vuint32_t DS :2; // SDRAM column size is 2048 when bits vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width</pre>	defined as 4MB*2				
[25:23] = 111 vuint32_t DD :2; // SDRAM command vuint32_t BW :1; // Memory controller data bus width			:2:	// SDRAM column size is 2048 when bi	ts
vuint32_t DD:2;// SDRAM commandvuint32_t BW:1;// Memory controller data bus width	[25:23] = 111		,		
vuint32_t BW :1; // Memory controller data bus width		vuint32 t DD	:2:	// SDRAM command	
I variesz_erb .r, // SDRAM rage barse					
	1	varnesz_e ib	• ± /	// Oblam rage barbe	



RELEASED 6/21/16

Enable BCH and Reed-Solomon EDAC UT700 LEON 3FT

vuint32_t RES1615		
		// SDRAM enable
vuint32 t SI		
		// Size of each SRAM bank as 8*2^SZ KB
	• 1 /	// Size of each sider bank as o z band
Г		
vuint32_t RES8	:1;	<pre>// Number of wait states during PROM</pre>
write cycles		
vuint32 t SB	:1;	<pre>// Enable read-modify-write cycles on</pre>
sub-word writes		
vuint32 t RM	:1;	<pre>// Number of wait states during PROM</pre>
read cycles		,,
	• 2 •	// Data width of the SRAM area
vuint32 t SW	:2;	// Number of wait states during SRAM
	• 4 ,	// MUNDEL OF WAIT STATES UNTING SRAM
write cycles	. 0	
_	:2;	<pre>// Number of wait states during SRAM</pre>
read cycles		
} B;		
} MCFG2;		
union {		
vuint32 t R;		<pre>// Figure 3.7 Memory Configuration</pre>
Register 3		
struct {		
vuint32 t RES3129	:3:	// Reserved
vuint32 t RSE		// 1:Reed-Solomon 0:EDAC
vuint32_t ME		// Memory EDAC
vuint32_t RLDVAL		
vuint32_t WB	:1;	// EDAC diagnostic write bypass
		<pre>// EDAC diagnostic read bypass</pre>
vuint32_t SE	:1;	<pre>// Enable EDAC checking of the SDRAM or</pre>
SRAM area		
vuint32 t PE	:1;	// Enable EDAC checking of the PROM area
(GPIO[2]) —		ž
vuint32 t TCB	:8;	// Test check bits
B;		
} MCFG3;		
union {		
vuint32 t R;		// Eigung 2 9 Moments Configuration
		<pre>// Figure 3.8 Memory Configuration</pre>
Register 4		
struct {		
vuint32_t RES3117		
vuint32_t WB	:1;	<pre>// Reed Solomon EDAC diagnostics write</pre>
bypass		
vuint32 t RTC	:16;	// Reed Solomon test check bits
MCFG4;		
};		



RELEASED 6/21/16

Enable BCH and Reed-Solomon EDAC UT700 LEON 3FT

Appendix B: Acronyms

BCH: BCH codes were invented in 1959 by French mathematician_Alexis Hocquenghem, and independently in 1960 by Raj Bose and D. K. Ray-Chaudhuri

EDAC: Error Detection and Correction

MCFX: Memory Configuration Register (1, 2, 3, or 4)

PROM: Programmable Read-only Memory

SRAM: Static Random-Access memory

SDRAM: Synchronous Dynamic Random-Access Memory

Revision History

Date	Rev. #	Author	Change Description
06/15/2016	1.0.0	MTS	Initial Release

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are



RELEASED 6/21/16

Enable BCH and Reed-Solomon EDAC UT700 LEON 3FT

exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

