## UT699-AN5-01\_2

## LEON 3FT Memory Configuration

## Table 1: Cross Reference of Applicable Products

Product Name:	Manufacturer Part Number	SMD #	Device Type	Internal PIC
LEON 3FT	UT699	5962-08228	ALL	WG07

## **1.0 Overview**

This application note describes how to use the LEON 3FT memory configurations spreadsheet. The spreadsheet is to help assist on setting up memory configuration registers 1, 2 and 3 and is located at cobhamaes.com

- Use memory configuration register 1 to program the timing of the ROM and I/O accesses.
- Use memory configuration register 2 to control the timing for the SRAM and SDRAM.
- Memory configuration register 3 contains the reload value for the SDRAM refresh counter and to control/monitor the memory EDAC. It also contains the configuration of the register file EDAC.

## Table 2: FTMCTRL Memory Controller Registers

Register	APB Address
Memory Configuration register 1 (MCFG1)	0x8000000
Memory Configuration register 2 (MCFG2)	0x80000004
Memory Configuration register 3 (MCFG3)	0x8000008

## 2.0 LEON3FT Memory Configuration

The memory configuration spreadsheet has four different worksheets, MCFG1, MCFG2, MCFG3, and Calculations. To calculate the memory configuration registers, input a binary ('1' or '0') in the Value (binary) column. All the fields that have Res in the Name field are reserved. Also, in MCFG1 the PZ field (size of each PROM bank) is reserved as the UT699 has a fixed PROM bank size. As the values are inserted, the MCFG's are updated. See the (UT699 LEON3FT Functional Manual) to see how to configure each bit in the memory configuration registers.





APPLICATION NOTE

RELEASED 5/11/11

# LEON 3FT Memory Configuration

MCFG1																											Ad	dre	ess =	= 0x	8000	)(
31 30 29		27	26				23			20	19	-	1	7			14	1	3 1		11	10	9	8	7				4	3		
PB AI	3 I	W	IB	BE	8 -	-		IV	V		IE				P	Z					PE		PI				PW				PR	
eon 3 Me	mo	ry	С	ont	fig	jui	rat	io	n F	Re	gis	ste	er	1																		
Bit Number	Nan						nary				-															-					-	
31	Res				0	ľ		ſ																				-			1	
30	PB				0																											
29	AB				0																											
28-27	IW				1	0																									_	
26	IB				0																					_	_	_			4	
25	BE				0	-					_	_														_	_	-		_	+	
24 23-20	Res				0	4	1	1			-+	_	_														_	-		_	+	
23-20	IW				0	1	1	1			_	-	_													_	-	-	$\vdash$	_	+	
18	Res				0	-						_	_													-				_	+	
17-14	PZ				1	1	1	1				-														+	+				+	
13-12	Res				0	0				-		-	_	_												+	+-	-			+	
11	PE				0	Ť					_	-														+		-			+	
10	Res				0																							-			+	
9-8	PD				1	0																						-			1	
7-4	PW				1	1	1	1																							1	
3-0	PR				1	1	1	1																								
	-	PB	AB	IV	N	IB	BE			IV	v	_	IE	_		P	z			_	PE		Р	D		PW		-	PF	2		
																	_							-								
		e	<mark>2</mark> Asynchronous bus ready			20 I/O area bus ready enable										Size of each PROM bank							E			during PPOM variates	5			during PROM read cycles		
		S Prom area bus enable	E S		_	er				Number of waitstates	8					ž	_						Data width of the Prom			duringer of wallstates during PPOM write o	2		Number of waitstates	8. 8		
		en	Ē.	l/O data hus width		ad y	e			tsta	during I/O accesses					2	(hardwired to 0xF)				Prom write enable		e						IS to	ġ.		
		sn	S	3	2	Ë	Bus error enable			Nai!	ğ					Ξ.	8				ena		Ę						ş.	2		
		a b	Ę.		8	Sinc	er			÷.	õ		e			act	7		_	_	2	_	ŝ			56	2		58	5		
	Reserved	are	Ĕ	4	5	and the	2	Reserved		E.	5		61 I/O enable	Reserved		÷.	ų,		Recorded		ş.	Reserved	id.			50	-		5 '	r L		
	ie l	Ę	Ĕ	ę	5	ä	s el	Г.		웉.	Ĕ		5	E I		ě	É				Ę	- Lei	2	œ			Ĩ.,		f .	Ĕ		
CFG1	l a	ž	Ås)	5	2	ŝ	Bü	Å.		Đ.	Ę		2	ž		Siz	Ë,		a 2		Å	<u>ه</u>	Dat	area		2 4			₹.	3		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13		11	10	9	8			54	3		1 0		
	0	0	0	1	0	0	0	0	0	1		1	1	0	1	1	1	1	0	0	0	0	1	0			1			1   1		
																															1	
		1				0				7				В				С				2				F			F		1	
MCFG1		<b>0</b> x <sup>2</sup>	407				-				_															_	_	-		_	+	
					~7																											

Figure 1: Memory Configuration Register 1



**RELEASED 5/11/11** 

# UT699-AN5-01\_2 **LEON 3FT Memory** Configuration


### MCFG2 Address = 0x80000004 31 30 29 27 26 25 23 22 21 20 19 18 17 16 15 14 13 12 9 8 7 6 5 4 3 2 1 0 BW DC DZ DR DP DF SZ SB RM DS DD ---DE SI SD SW SR Leon 3 Memory Configuration Register 2 Bit Number Value (binary) Name 31 DR 1 0 30 DP 29-27 DF 0 1 0 DC 0 26 25-23 DZ 1 0 0 DS 0 1 22-21 0 0 20-19 DD BW 0 18 17-15 Res 0 0 0 14 DE 1 0 13 SI 1 0 1 0 12-9 SZ 0 8 Res 0 7 SB 1 6 RM 5-4 SD 1 0 3-2 SW 0 0 0 0 1-0 SR DR DP DF DZ DS DD BW DE SI SZ SB RM SD SW SR DC chip during SRAM read cycles Enable Read-modify-write Size of each SRAM bank Data width of SRAM area Memory cntrlr bus width SRAM bus ready enable SDRAM TRFC parameter during SRAM write cycl SDRAM CAS Parameter SDRAM TRP parameter Bank Size for SDRAM SDRAM column size Number of waitstates Number of waitstates command SDRAM enable SDRAM refresh disable Reserved Reserved SDRAM selects 3 MCFG2 30 29 28 15 31 26 25 24 23 22 21 20 18 17 16 14 13 12 11 10 9 8 7 6 5 4 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 0 1 0 0 1 1 0 0 9 2 0 5 6 MCFG2 = 0x92205460

Figure 2: Memory Configuration Register 2



**RELEASED 5/11/11** 

# LEON 3FT Memory Configuration



## **3.0 Conclusion**

The application note and spreadsheet is intended help configure the memory configuration registers of the UT699.

### 4.0 References

4.1 CAES Colorado Springs Inc., UT699 LEON 3FT/SPARCTM V8 Microprocessor Advanced User Manual, Aug. 2010



**RELEASED 5/11/11** 

# LEON 3FT Memory Configuration

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

