

Creating Certus-NX-RT SoC Project in Radiant Software

PRODUCT NAME	MANUFACTURER PART NUMBER	DEVICE TYPE
Certus-NX-RT	UT24C407	FPGA

Table 1: Cross Reference of Applicable Products

1.0 Overview

This document details the process of creating a **Certus-NX-RT SoC FPGA** project using the **Lattice Propel** software tools. For the purposes of this document, create a project named **Hello_World_SoC** and **Hello_World** using **Propel Build** tools to include all the source modules required for a successful build. Using this template, projects are created using (a) the preferred application source directory structures and (b) the directory structure for the **Radiant-supplied** files. **Figure 1** shows the block diagram of the design.




Figure 1: Example Design Block Diagram

Creating Certus-NX-RT a SoC Project

3.0 Lattice Propel Builder

Lattice Propel Builder allows for easy design of a **SoC** by simply dragging and dropping modules into a schematic view. **Propel Builder** provides:

- **GUI** for designing a **SoC** system.
- Generate the **SoC** design.
- Integrate the **SoC** design with **Lattice Radiant Software**.





Figure 3: Lattice Propel Builder

Creating Certus-NX-RT a SoC Project

4.0 Lattice Propel: Creating a SoC Design Project

1. Launch **Lattice Propel**  and choose the workspace directory, see **Figure 4**.




Figure 4: Setting a Workspace Directory

Creating Certus-NX-RT a SoC Project

2. From the **Project Explorer**, select **Create a new Lattice SoC Design Project**, see **Figure 5**.




Figure 5: Creating a new Propel Design Project

Creating Certus-NX-RT a SoC Project

3. Specify the project name as **Hello_World_CNX_SoC** and click **Finish**, see **Figure 6**.

SoC Project

Create SoC Project

Create SoC project of selected template

Project name:

Use default location

Location:

Choose file system:

Template selection


Processor:	<input type="text" value="RISC-V MC"/> <input type="button" value="v"/>	Family:	<input type="text" value="LFD2NX (Certus-NX)"/> <input type="button" value="v"/>
Device:	<input type="text" value="LFD2NX-40"/> <input type="button" value="v"/>	Performance:	<input type="text" value="7_High-Performance_1.0V"/> <input type="button" value="v"/>
Package:	<input type="text" value="CABGA256"/> <input type="button" value="v"/>	Condition:	<input type="text" value="Commercial"/> <input type="button" value="v"/>
		Board:	<input type="text" value="MachXO3D Breakout"/> <input type="button" value="v"/>

Template Design

<input type="text" value="Empty Project"/> <input type="text" value="Hello World Project"/>	Hello World Project. Components included: a) Processor - RISC-V MC w/ PIC/TIMER b) GPIO c) ASRAM - Asynchronous SRAM d) UART - Serial port e) PLL f) Glue Logic
--	---

Figure 6: Hello World Project Setup

Creating Certus-NX-RT a SoC Project

- For the provided template, the default **SoC** design is sufficient; hit **Generate**  to generate the different files used by the software, see **Figure 9**.

NOTE: Depending on the Synthesis tool used, the PLL frequencies might need to be adjusted to compile the design.




Figure 9: Generating the Default SoC Design

Creating Certus-NX-RT a SoC Project

7. Back in **Lattice Propel**, create a software project. From the **File** menu, select **New > Lattice C/C++ Project** and click **Next**, see **Figure 10**.




Figure 10: Creating a New Software Project

Creating Certus-NX-RT a SoC Project

8. Name the project **Hello_World** and accept all defaults, click **Next** and **Finish**, see **Figure 11**.




Figure 11: Naming the Project

Creating Certus-NX-RT a SoC Project

9. The template creates the source code for the "Hello World" project and the **BSP** based on the **RISC-V SoC** design, see **Figure 12**.




Figure 12: Generated Hello World Project

Creating Certus-NX-RT a SoC Project

10. To build the "Hello World" project, right click on **Hello_World_CNX** and select **Build Project**. The compiler builds the project and generates the necessary output files, see **Figure 13**.





Figure 13: Building the Software Project

Creating Certus-NX-RT a SoC Project

11. Back in the **Project Explorer**, highlight **Hello_World_CNX_SoC** and select run **Lattice Radiant** , **Lattice Radiant Software** opens in a new window, see **Figure 14**.




Figure 14: Opening the Project in Lattice Radiant

Creating Certus-NX-RT a SoC Project

12. Before compiling the entire design, assign the proper pin number to the signals based on the eval board schematics, see **Figure 16**.




Figure 15: Pin Assignment

Creating Certus-NX-RT a SoC Project

13. Compile the design by clicking on the **Run All** arrow, see **Figure 16**.




Figure 16: Compiling the Lattice Radiant Design

Creating Certus-NX-RT a SoC Project

5.0 Program the Device with Radiant Programmer

From the **Tools** menu, select **Programmer** and a new window opens.

Once the cable is detected and settings are set correctly, program the device by clicking the **Program Device** icon



, see **Figure 17**.

The screenshot displays the Radiant Programmer application window. The main table shows a single entry with a status of 'PASS'. The 'Cable Setup' panel on the right is configured with 'HW-USBN-28 (FTDI)' as the cable and 'FTUSB-0' as the port. The 'I/O Settings' panel shows 'Use default I/O settings' selected. The central diagram illustrates the connection between the host computer and the LFD2NX-40 device via JTAG and TAP. The 'Output' window at the bottom shows the following log:

```
Disabling...
Verifying...
INFO - Execution time: 00 min : 14 sec
INFO - Elapsed time: 00 min : 19 sec
INFO - Operation: successful.
```

Figure 17: Programming the FPGA

Creating Certus-NX-RT a SoC Project

Back in **Lattice Propel**, right click on the "Hello World" project and choose **Debug Configuration**; leave the default configurations and click debug, see **Figure 18**.







Figure 18: Debug Configurations

Creating Certus-NX-RT a SoC Project

The debugger opens the **Debug** perspective; set a breakpoint at line 59 to print "Hello RISC-V world from CAES!" message on **Tera Term** terminal, see **Figure 19**. Variable values can be seen in the **Variables** window. As with any other **IDE** running **C** code, you can **Step Into** , **Step Over** , and **Step Out** .




Figure 19: Debug Perspective

Creating Certus-NX-RT a SoC Project

REVISION HISTORY

Date	Rev. #	Author	Change Description
4/8/2022	1.0.0	JA	Initial Release.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

CAES Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.