

PRONTGRADE DATASHEET UT9Q512K32E

16 Megabit RadTolerant SRAM MCM

4/1/2020 Version #: 1.0



Features

- · 25ns maximum (5 Volt supply) address access time
- Asynchronous operation for compatible with industry standard 512K x 8 SRAMs
- TTL compatible inputs and output levels, three-state bidirectional data bus
- Typical radiation performance:
 - Total dose: 100 krads(Si)
 - SEL Immune: 110 MeV-cm²/mg
 SEU onset LET_{th}: 2.8 MeV-cm²/mg
 - Saturated Cross Section 2.8E-8 cm²/bit
- <1.1E-9 errors/bit-day, Adams 90% worst case environment geosynchronous orbit
- · Packaging:
 - 68-lead dual cavity ceramic quad flatpack (CQFP) (11.0 grams)
- Standard Microcircuit Drawing 5962-01511
 - QML Q & V compliant part

Introduction

The UT9Q512K32E RadTol product is a high-performance 2M byte (16Mbit) CMOS static RAM multi-chip module (MCM), organized as four individual 524,288 x 8 bit SRAMs with a common output enable. Memory expansion is provided by an active LOW Chip Enable (\overline{En}) , an active LOW Output Enable (\overline{G}) , and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected.

Writing to each memory is accomplished by taking Chip Enable (\overline{En}) input LOW and Write Enable (\overline{Wn}) inputs LOW. Data on the eight I/O pins (DQ0 through DQ7) is then written into the location specified on the address pins (A0 through A18). Reading from the device is accomplished by taking Chip Enable (\overline{En}) and Output Enable (\overline{G}) LOW while forcing Write Enable (\overline{Wn}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The input/output pins are placed in a high impedance state when the device is deselected ($\overline{\text{En}}$ HIGH), the outputs are disabled ($\overline{\text{G}}$ HIGH), or during a write operation ($\overline{\text{En}}$ LOW and $\overline{\text{W}}$ n LOW). Perform 8, 16, 24 or 32 bit accesses by making $\overline{\text{W}}$ n along with $\overline{\text{En}}$ a common input to any combination of the discrete memory die.




Figure 1. UT9Q512K32E SRAM Block Diagram






Figure 2. 25ns SRAM Pinout (68)

Pin Names

A(18:0)	Address	Wn	Write Enable
DQn(7:0)	Data Input/Output	G	Output Enable
En	Enable	V _{DD}	Power
		V _{SS}	Ground

Device Operation

The UT9R512K32E has three control inputs called Chip Enable ($\overline{\rm En}$), Write Enable ($\overline{\rm Wn}$), and Output Enable ($\overline{\rm G}$); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0). $\overline{\rm En}$ Device Enable controls device selection, active, and standby modes. Asserting $\overline{\rm En}$ enables the device, causes IDD to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory. $\overline{\rm Wn}$ controls read and write operations. During a read cycle, $\overline{\rm G}$ must be asserted to enable the outputs.



Table 1. Device Operation Truth Table

G	Wn	En	I/O Mode	Mode
X1	X	1	3-state	Standby
X	0	0	Data in	Write
1	1	0	3-state	Read ²
0	1	0	Data out	Read

Notes:

- 1. "X" is defined as a "don't care" condition.
- 2. Device active; outputs disabled.

Read Cycle

A combination of $\overline{W}n$ greater than V_{IH} (min) and \overline{En} less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of Device Enable, Output Enable, or valid address to valid data output. Read cycles initiate with the assertion of any chip enable or any address change while any chip enable is asserted.

SRAM Read Cycle 1, the Address Access in Figure 4a, is initiated by a change in address inputs while the chip is enabled with \overline{G} asserted and \overline{W} n deasserted. Valid data appears on data outputs DQ(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as Device Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}). Changing addresses prior to satisfying t_{AVAV} minimum results in an invalid operation. Invalid read cycles will require re-initialization.

SRAM Read Cycle 2, the Chip Enable-Controlled Access in Figure 4b, is initiated by \overline{En} going active while \overline{G} remains asserted, \overline{W} n remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the eightbit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0).

SRAM Read Cycle 3, the Output Enable-Controlled Access in Figure 4c, is initiated by \overline{G} going active while \overline{En} is asserted, \overline{W} is deasserted, and the addresses are stable. Read access time is tGLQV unless t_{AVQV} or t_{ETQV} have not been satisfied.

Write Cycle

A combination of $\overline{W}n$ less than $V_{IL}(max)$ and \overline{En} less than $V_{IL}(max)$ defines a write cycle. The state of \overline{G} is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either \overline{G} is greater than $V_{IH}(min)$, or when $\overline{W}n$ is less than $V_{IL}(max)$.

Write Cycle 1, the Write Enable-Controlled Access in Figure 5a, is defined by a write terminated by $\overline{W}n$ going high, with $\overline{E}n$ still active. The write pulse width is defined by $\overline{W}n$, when the write is initiated by $\overline{W}n$, and by $\overline{E}n$. Unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait $\overline{E}n$ before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-Controlled Access in Figure 5b is defined by a write terminated by $\overline{\text{En}}$ going inactive. The write pulse width is defined by tWLEF when the write is initiated by $\overline{\text{W}}$ n, and by t_{ETEF} when the write is initiated by the $\overline{\text{En}}$ going active. For the $\overline{\text{W}}$ n initiated write, unless the outputs have been previously placed in the high-impedance state by $\overline{\text{G}}$, the user must wait t_{WLQZ} before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.



Operational Environment

The UT9Q512K32E SRAM incorporates features which allow operation in a limited environment.

Table 2. Operational Environment Design Specifications¹

Total Dose	100	krad(Si)
Heavy Ion Error Rate ²	≤1.1E-9	Errors/Bit-Day
SEL	Immune to 110	MeV-cm ² /mg
SEU Onset LET _{th}	2.8	MeV-cm ² /mg

Notes:

- 1. The SRAM will not latchup during radiation exposure under recommended operating conditions.
- 2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of Aluminum.

Absolute Maximum Ratings¹

(Referenced to Vss)

Symbol	Parameter	Limits
V _{DD}	DC supply voltage	-0.5 to 7.0V
V _{I/O}	Voltage on any pin	-0.5 to 7.0V
T _{STG}	Storage temperature	-65 to +150°C
P _D	Maximum power dissipation	1.0W (per byte)
Tı	Maximum junction temperature ²	+150°C
θ _{JC}	Thermal resistance, junction-to-case ³	10°C/W
Iı	DC input current	±10 mA

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and
 functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this
 specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
 and performance.
- 2. Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.
- 3. Test per MIL-STD-883, Method 1012.



Recommended Operating Conditions

Symbol	Parameter	Limits
V _{DD}	Positive supply voltage	4.5 to 5.5V
Тс	Case temperature range	(W) Screen -40 to +105°C
V _{IN}	DC input voltage	0V to V _{DD}

DC Electrical Characteristics (Pre/Post-Radiation)*

 -40° C to $+105^{\circ}$ C (V_{DD} = 5.0V ± 10% for (W) screening)

Symbol	Parameter	Condition		MIN	MAX	Unit
V _{IH}	High-level input voltage	(TTL)		2.0		V
V _{IL}	Low-level input voltage	(TTL)			0.8	V
V _{OL1}	Low-level output voltage	I _{OL} = 8mA, V _{DD} = 4.5V (TTL)			0.4	V
V _{OL2}	Low-level output voltage	I _{OL} = 200μA, V _{DD} = 4.5V (CM	OS)		0.08	V
V _{OH1}	High-level output voltage	$I_{OH} = -4mA, V_{DD} = 4.5V (TTL)$		2.4		V
V _{OH2}	High-level output voltage	$I_{OH} = -200 \mu A$, $V_{DD} = 4.5 V$ (CN	AOS)	3.0		V
C _{IN1} ¹	Input capacitance; All address and output enable pins	f = 1MHz @ 0V			45	pF
C _{IN2} ¹	Input capacitance; All enable and write enable pins	f = 1MHz @ 0V			18	pF
C _{IO} ¹	Bidirectional I/O capacitance	f = 1MHz @ 0V			25	pF
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ and V_{SS} , $V_{DD} = V_{DD}$	(max)	-2	2	μΑ
I _{OZ}	Three-state output leakage current	$V_O = V_{DD}$ and V_{SS} $V_{DD} = V_{DD}$ (max) $\overline{G} = V_{DD}$ (max)		-2	2	μА
los ^{2,3}	Short-circuit output current	$V_{DD} = V_{DD}$ (max), $V_{O} = V_{DD}$ $V_{DD} = V_{DD}$ (max), $V_{O} = 0V$		-90	90	mA
I _{DD} (OP)	Supply current operating @ 1MHz (per byte)	Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OUT} = 0mA$ $V_{DD} = V_{DD}$ (max)			40	mA
I _{DD1} (OP)	Supply current operating @40MHz (per byte)	Inputs: $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OUT} = 0$ mA $V_{DD} = V_{DD}$ (max)			70	mA
I _{DD2} (SB)	Supply current standby @0MHz (per byte)	Inputs: $V_{IL} = V_{SS}$ $I_{OUT} = 0mA$ $\overline{E} = V_{DD} - 0.5$	-40°C, 25°C		16	mA
1DD2(3D)	Supply current standary @olvinz (per byte)	$V_{DD} = V_{DD} - 0.5$ $V_{IH} = V_{DD} - 0.5V$	105°C		24	mA

^{*}Post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019.

^{1.} Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

^{2.} Supplied as a design limit but not guaranteed or tested.

^{3.} Not more than one output may be shorted at a time for maximum duration of one second.



AC Characteristics Read Cycle (Pre- and Post-Radiation)*

 -40° C to $+105^{\circ}$ C (V_{DD} = 5.0V ± 10% for (W) screening)

Symbol	Parameter	MIN	MAX	Unit
t _{AVAV} 1,6	Read cycle time	25		ns
t _{AVSK} ⁵	Address valid to address valid skew time		4	ns
t _{AVQV}	Read access time		25	ns
t _{AXQX} ²	Output hold time	3		ns
t _{GLQX} ²	G-controlled Output Enable time	0		ns
t _{GLQV}	G-controlled Output Enable time (Read Cycle 3)		10	ns
t _{GHQZ} ²	G-controlled output three-state time		10	ns
t _{ETQX} ^{2,3}	En-controlled Output Enable time	3		ns
t _{AVET2} 5	Address setup time for read (En-controlled)	-4		ns
t _{ETQV} 3	En-controlled access time		25	ns
t _{EFQZ} 1,2,4	En-controlled output three-state time		10	ns

Notes:

*Post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019.

- 1. Functional test.
- 2. Three-state is defined as a 500mV change from steady-state output voltage.
- 3. The ET (chip enable true) notation refers to the latter falling edge of En. SEU immunity does not affect the read parameters.
- 4. The EF (chip enable false) notation refers to the latter rising edge of En. SEU immunity does not affect the read parameters.
- 5. Guaranteed by design
- 6. Address changes prior to satisfying t_{AVAV} minimum is an invalid operation




Figure 3. 5-Volt SRAM Loading






Figure 4a. SRAM Read Cycle 1: Address Access

Assumptions:

1. \overline{En} and $G \le V_{\mathbb{H}}(max)$ and $\overline{Wn} \ge V_{\mathbb{H}}(min)$




Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access

Assumptions:

1. $\overline{G} \le V_{IL}$ (max) and $\overline{W}n \ge V_{IH}$ (min)




Figure 4c. SRAM Read Cycle 3: Output Enable-Controlled Access

Assumptions:

1. $\overline{En} \le V_{IL}$ (max) and $\overline{W}n \ge V_{IH}$ (min)



AC Characteristics Write Cycle (Pre/Post-Radiation)*

 -40° C to $+105^{\circ}$ C (V_{DD} = 5.0V ± 10% for (W) screening)

Symbol	Parameter	MIN	MAX	Unit
t _{AVAV} 1	Write cycle time	25		ns
t _{ETWH}	Device Enable to end of write	20		ns
t _{AVET}	Address setup time for write (En - controlled)	1		ns
t _{AVWL}	Address setup time for write (Wn - controlled)	0		ns
t _{WLWH}	Write pulse width	20		ns
t _{WHAX}	Address hold time for write (Wn - controlled)	0		ns
t _{EFAX}	Address hold time for Device Enable (En - controlled)	0		ns
t _{WLQZ} ²	Wn - controlled three-state time		10	ns
t _{WHQX} ²	Wn - controlled Output Enable time	5		ns
t _{ETEF}	Device Enable pulse width (En - controlled)	20		ns
t _{DVWH}	Data setup time	15		ns
t _{WHDX}	Data hold time	2		ns
t _{WLEF}	Device Enable controlled write pulse width	20		ns
t _{DVEF}	Data setup time	15		ns
t _{EFDX}	Data hold time	2		ns
t _{AVWH}	Address valid to end of write	20		ns
twhwL ¹	Write disable time	5		ns

- 1. Functional test performed with outputs disabled (\overline{G} high).
- 2. Three-state is defined as 500mV change from steady-state output voltage (see Figure 3).

^{*}Post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019






Figure 5a. SRAM Write Cycle 1: Write Enable – Controlled Access

Assumptions:

- 1. $\overline{G} \le V_{IL}$ (max). If $\overline{G} \ge V_{IH}$ (min) then Qn(7:0) will be in three-state for the entire cycle.
- 2. \overline{G} high for t_{AVAV} cycle.




Figure 5b. SRAM Write Cycle 2: Chip Enable - Controlled Access

Assumptions & Notes:

- 1. $\overline{G} \le V_{IL}$ (max). If $\overline{G} \ge V_{IH}$ (min) then Qn(7:0) will be in three-state for the entire cycle. (max).
- 2. Either En Scenario above can occur.
- 3. \overline{G} high for t_{AVAV} cycle.






Figure 6. AC Test Loads and Input Waveforms

- 1. 50pF including scope probe and test socket capacitance.
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = V_{DD}/2).






Figure 7. Low V_{DD} Data Retention Waveform

Data Retention Characteristics (Pre-Radiation)*

 $(V_{DD} = V_{DD} (min), 1 Sec DR Pulse)$

Symbol	Parameter	TEMP	Minimum	Maximum	Unit
V_{DR}	V _{DD} for data retention		2.5		V
		-40°C		16	mA
I_{DDR}^{1}		25°C		16	mA
		105°C		24	mA
t _{EFR} 1,2	Chip deselect to data retention time		0		ns
t _R ^{1,2}	Operation recovery time		t _{AVAV}		ns

- 1. $\overline{En} = V_{DR}$ all other inputs = V_{DR} or V_{SS} .
- 2. Not guaranteed or tested

^{*}Post-radiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019.



Packaging




Figure 8. 68-Lead Ceramic Quad Flatpack




Notes:

- 1. All exposed metalized areas are gold plated over nickel plating per MIL-PRF-38535.
- 2. Both Lids are electrically connected to V_{SS}.
- 3. Packages may be shipped with repaired leads as shown.
- 4. Coplanarity requirements do not apply in repaired area.
- 5. Letter designations are to cross reference to MIL-STD-1835.
- 6. Lead true position tolerances and coplanarity are not measured.
- 7. Capacitor pads are sized to fit CDR32 (1206) capacitors.
- 8. Package can be solder or seam sealed. The table below provides dimensions for these Lid types:

Seal Type	sx	SY
Solder Seal	0.580	0.780
Seam Seal	0.638	0.840


Ordering Information

512K32E 16Megabit SRAM MCM Frontgrade Part Numbering Ordering Information



- 1. Gold lead finish only.
- 2. Prototype flow per Frontgrade Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Radiation neither tested nor guaranteed.
- 3. Extended Industrial Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -40°C to 105°C. Radiation neither tested nor guaranteed.





- 1. Lead finish is "C" (Gold) only.
- 2. Total dose radiation must be specified when ordering.



Revision History

Date	Revision #	Author	Change Description	Page #
7/15/19	А		Changed template to Frontgrade	
4/20	В		Raised max TID to 100krads (Si); Typo fixes; Split input capacitance to clarify capacitance differences between bussed inputs and single inputs; Increased standby current to 16mA; added note to data retention table (pg 12); change package identification marking on package outline; revised SMD PN buildup page to reflect new device type and TID offering; corrected error in test load figure 6	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.