



FRONTGRADE

DATASHEET

UT54BS16210

20-bit Bus Switch

8/19/2021
Version #: 2.0.5

Features

- 3.3V operating power supply with typical 11Ω switch connection between ports
- 5.0V operating power supply with typical 5Ω switch connection between ports
- Bidirectional operation
- Ultra-low power CMOS technology
- ESD Rating HBM: 2000V, Class 2
- Signal Isolation: -60dB
- Channel Bandwidth (3dB): 500MHz
- Standard Microcircuit Drawing (SMD):
 - 5962-15245
 - QML Q and V compliant part
- Package Options: 48-Lead Flatpack

Operational Environment

- Temperature Range: -55°C to +125°C
- Total Dose: 300 krad(Si)
- SEL Immune: ≤100 MeV-cm²/mg

Applications

- Memory Interface
- Bus Isolation
- Redundancy
- Supports Analog Applications

Introduction

The UT54BS16210 provides 20 bits of high-speed CMOS-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The device is organized as a dual 10-bit bus switch with separate output-enable (/EN) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When output enable (/EN) is low, the associated 10-bit bus switch is on and port A is connected to port B. When /EN is high, the switch is open and a high-impedance state exists between the two ports.




Figure 1: 20-bit Bus Switch Block Diagram


Pinlist

TO	= TTL Output
TTB	= Three-State TTL Bidirectional
CI	= CMOS Input
TUI	= TTL Input (Internally Pulled High)
TI	= TTL Input
TTO	= Three-State TTL Output
DIO	= Differential Input/Output

Table 1: Pinlist

Number	Name	Description
2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 16, 18, 19, 20, 21, 22, 23, 24	nAn	Port A Pins
25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46	nBn	Port B pins
47, 48	/ENn	Active LOW enable pin
8, 17, 32, 41	V _{SS}	Ground Pin
15	V _{DD}	Supply Pin, +3.3V -or- +5.0V
1	NC	No Connect (electrically not connected to die)

Package Pinout Diagram



Absolute Maximum Ratings^{1, 2}

Table 2: Absolute Maximum Ratings

Symbol	Parameter	MIN	MAX	Units
V _{DD}	Positive Supply Voltage	-0.5	+7.2	V
V _I	Input Voltage	-0.5	V _{DD} +0.3	V
I _{CCC}	DC Channel Current		65	mA
P _D	Max Power Dissipation ³		1.6	W
T _J	Junction Temperature		+150	°C
Θ _{JC}	Thermal resistance, junction-to-case		15	°C/W
T _{STG}	Storage Temperature	-65	+150	°C
ESD _{HBM}	ESD Protection ⁴		2000	V

Notes:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification are not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- All voltages referenced to V_{SS}
- Per MIL-STD-883, method 1012, section 3.4.1, $P_D = (T_J(\text{max}) - T_C(\text{max})) / \Theta_{JC}$
- Per MIL-STD-883, method 3015, Table 3

Operational Environment¹

Table 3: Operational Environment

Symbol	Parameter	Limit	Units
TID	Total Ionizing Dose ²	300	krad(Si)
SEL	Single Event Latchup Immunity ³	≤100	MeV-cm ² /mg

Notes:

- For devices with procured with a total ionizing dose tolerance guarantee, post-irradiation performance is guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to maximum TID level procured.
- Per MIL-STD-883, method 1019, condition A
- SEL is performed at V_{DD} = Max Voltage at 125°C

Recommended Operating Conditions¹

Table 4: Recommended Operating Conditions

Symbol	Parameter	Conditions	MIN	MAX	Units
V _{DD}	Positive Supply Voltage		3.0 or 4.5	3.6 or 5.5	V
V _{IN}	Input Voltage on any pin		0.0	V _{DD}	V
T _C	Case Temperature Range		-55	+125	°C
t _R	Rise time, logic inputs	Transition from V _{IL} to V _{IH}		5	ns
t _F	Fall time, logic inputs	Transition from V _{IH} to V _{IL}		5	ns
I _{CCC}	DC Channel Current			60	mA

Note:

1. All voltages referenced to V_{SS}

Electrical Characteristics¹

(V_{DD}= 5.0V ± 0.5V, 3.3V ± 0.3V, -55°C < T_C < +125°C); Unless otherwise noted, T_C is per the temperature range ordered

Table 5: DC Electrical Characteristics

Symbol	Parameter	Conditions	MIN	MAX	Units
V _{IH}	High digital input voltage	V _{DD} = 3.6, 5.5	0.7* V _{DD}		V
V _{IL}	Low digital input voltage	V _{DD} = 3.0, 4.5		0.3* V _{DD}	V
I _{ID}	Leakage current digital	V _{DD} (max); V _I =V _{DD} or V _{SS}	-1	1	μA
I _{IA}	Leakage current analog	V _{DD} (max); V _I =V _{DD} or V _{SS}	-1	1	μA
I _{DD}	Active supply current	V _{DD} = 3.6, 5.5		0.1	mA/MHz
I _{DDQ}	Quiescent Supply Current	V _{DD} (max); I _O =0mA; /EN=V _{DD}		15	μA
C _I	Input Capacitance (/EN) ²	V _I =V _{DD} or V _{SS}		26	pF
C _{IO(OFF)}	Channel pin capacitance (channel disabled) ²	V _{DD} (max); V _O =V _{DD} or V _{SS} ; V _I =V _{DD} /2; /EN=V _{DD}		18	pF
R _{ONL}	Resistance through switch (channel input low) ³	V _{DD} =4.5V, V _I =V _{SS} , /EN=0V, I _O =30mA		10	Ω
		V _{DD} =4.5V, V _I =V _{SS} , /EN=0V, I _O =15mA		10	Ω
		V _{DD} =3.0V, V _I =V _{SS} , /EN=0V, I _O =30mA		12	Ω
		V _{DD} =3.0V, V _I =V _{SS} , /EN=0V, I _O =15mA		12	Ω
R _{ONH}	Resistance through switch (channel input high) ³	V _{DD} =4.5V, V _I =V _{DD} , /EN=0V, I _O =-30mA		10	Ω
		V _{DD} =4.5V, V _I =V _{DD} , /EN=0V, I _O =-15mA		10	Ω
		V _{DD} =3.0V, V _I =V _{DD} , /EN=0V, I _O =-30mA		12	Ω
		V _{DD} =3.0V, V _I =V _{DD} , /EN=0V, I _O =-15mA		12	Ω
R _{ON(FLAT)}	Switch on resistance ³	V _{DD} =4.5V, /EN=0V, I _O =+/-15mA, 25°C V _{IN} = V _{SS} , V _{DD} /2, V _{DD}		2	Ω
		V _{DD} =3.0V, /EN=0V, I _O =+/-15mA, 25°C V _{IN} = V _{SS} , V _{DD} /2, V _{DD}		10	Ω

Notes:

1. All voltages referenced to V_{SS}
2. Per MIL-STD-883, method 3012
3. Guaranteed by Characterization

AC Electrical Characteristics¹

($V_{DD} = 5.0V \pm 0.5V, 3.3V \pm 0.3V, -55^{\circ}C < T_C < +125^{\circ}C$); Unless otherwise noted, T_C is per the temperature range ordered

Table 6: AC Electrical Characteristics

Symbol	Parameter	Conditions	MIN	MAX	Units
t_{PD15}	Channel Propagation Delay ¹	$V_{DD} = 5.0V \pm 0.5V, I_1 = \pm 15mA, /EN = V_{SS}$		250	ps
t_{EN}	Channel Enable Delay ²	$V_{DD} = 5.0V \pm 0.5V$	1	6	ns
t_{DIS}	Channel Disable Delay ²	$V_{DD} = 5.0V \pm 0.5V$	1	6	ns
t_{PD15}	Channel Propagation Delay ¹	$V_{DD} = 3.3V \pm 0.3V, I_1 = \pm 15mA, /EN = V_{SS}$		250	ps
t_{EN}	Channel Enable Delay ²	$V_{DD} = 3.3V \pm 0.3V$	1	8	ns
t_{DIS}	Channel Disable Delay ²	$V_{DD} = 3.3V \pm 0.3V$	1	8	ns

Notes:

1. The propagation delay through the channel is based on the RC time constant of the channel capacitance and maximum channel resistance for defined V_{DD}
2. Measured at 300mV above or below steady state output voltage using output test load circuit

Table 7: Signal Characteristics

Symbol	Parameter	Conditions	MIN	TYP	MAX	Units
X_{TALK}^1	Channel Cross-Talk ^{1,2}	$V_{DD} = 5.0V$			-60	dB
X_{TALK}^1	Channel Cross-Talk ^{1,2}	$V_{DD} = 3.3V$			-60	dB
ISO_{OFF}^1	Off Isolation ^{1,2}				-60	dB

Notes:

1. Guaranteed by design
2. $R_L = 50\Omega, C_L = 50pF, f_{in} = 1MHz, V_{IN} = 1VRMS$ centered at $V_{DD}/2$

Timing Diagram



Figure 3: Channel Propagations Delay (/EN = V_{SS})




Figure 4: Enable Timing

Test Loads




Figure 5. Standard Test Load

Package Drawings





Figure 6: 48-Lead Flatpack

Notes:

1. Lid is connected to V_{SS} .
2. Units are in millimeters.

Ordering Information


Frontgrade Part Numbering Ordering Information



Notes:

1. Lead finish (A, C, F, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish applied to the device shipped
3. Prototype Flow per Frontgrade Manufacturing Flows Document. Lead finish is Factory Option "C" only. Radiation is neither tested nor guaranteed.
4. HiRel Flow per Frontgrade Manufacturing Flows Document. Radiation TID tolerance may (or may not) be ordered.

SMD Part Number Ordering Information



Notes:

- Lead finish must be specified. If "X" is specified when ordering, the factory will determine lead finish. Part marking will reflect the lead finish applied to the device shipped.
- A radiation hardness assurance level must be selected. The use of "-" indicates no radiation hardness assurance guarantee.

Revision History

Date	Revision #	Author	Change Description	Page #
05/01/2016	1.0.0	MM	Updated datasheet to reflect Frontgrade logo, colors, and modified format. Updated the following specifications: RON, IIA, IDD, IDDQ, TEN, and TDIS.	
06/23/2016	2.0.0	BM	Released Datasheet. Updated capacitance and propagation delay. Minor formatting.	
06/27/2016	2.0.1	BM	Package description correction: 48-Lead Flatpack	1
6/30/2016	2.0.2	BM	IDDQ: CONDITIONS: /EN=V _{DD}	
01/04/2017	2.0.3	BM	FEATURES: QML Q and V compliant part	
08/19/2021	2.0.5	BM	ROC Table: Input tR, tF parameter updates.	4

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.