UT0.6µCRH

Features

- Multiple gate array sizes up to 500,000 usable equivalent gates
- Toggle rates up to 150 MHz
- Advanced 0.6μ (0.5μ L_{eff}) radiation-tolerant bulk silicon gate CMOS processed in a commercial fab
- Operating voltages of 5V and/or 3.3V
- QML Class Q & V compliant
- Designed specifically for high reliability applications
- Commercial RadHard[™] for radiation-tolerance to 300 krad(Si) to meet space requirements and SEU-immune to less than 2.0E-10 errors/bit-day
- JTAG (IEEE 1149.1) boundary-scan supported
- Low noise package technology for high speed circuits
- Design support using Mentor Graphics® and Synopsys[™] in VHDL or Verilog design languages on Linux workstations
- I/O supports cold sparing for power down applications
- Supports voltage translation
 - 5V bus to 3.3V bus
 - 3.3V bus to 5V bus

Product Description

CAES high-performance UT0.6 μ CRH gate array family features densities up to 500,000 NAND2 equivalent gates and is available in MIL-PRF-38535 QML Q and V product assurance levels and is radiation-tolerant.

The Commercial RadHardTM bulk silicon is fabricated at ON Semiconductor using a minimally invasive processing module, developed by CAES, that enhances the total dose radiation hardness of the field and gate oxides while maintaining circuit density and reliability. In addition, for both greater transient radiation-hardness and latchup immunity, the CAES 0.6μ process is built on epitaxial substrate wafers.

Developed using CAES patented architectures, the UT0.6 μ CRH gate array family uses a highly efficient continuous column transistor architecture for the internal cell construction. Combined with state-of-the-art placement and routing tools, the utilization of available transistors is maximized using three levels of metal interconnect.

The UT0.6 μ CRH family of gate arrays is supported by an extensive cell library that includes SSI, MSI, and 54XX equivalent functions, as well as configurable RAM and cores. CAES core library includes the following functions:

- Intel 80C31® equivalent
- Intel 80C196® equivalent
- MIL-STD-1553 functions (BRCTM, RTI, RTMP)
- MIL-STD-1750 microprocessor
- RISC microcontroller
- Configurable RAM (SRAM, DPSRAM)
- USART (82C51)
- EDAC
- CAES IP

We offer CAES LEON3 and RTL based IP.



Table 1. Gate Densities

Device Part Numbers	Equivalent Usable Gates ¹	Signal I/O ²	Power & Ground Pads ³
UT06MRA008	5,000	48	16
UT06MRA010	10,000	192	48
UT06MRA025	25,000	192	48
UT06MRA050	50,000	192	48
UT06MRA075	75,000	312	72
UT06MRA100	100,000	312	72
UT06MRA150	150,000	312	72
UT06MRA200	200,000	432	96
UT06MRA250	250,000	432	96
UT06MRA300	300,000	432	96
UT06MRA350	350,000	432	96
UT06MRA400	400,000	544	144
UT06MRA450	450,000	544	144
UT06MRA500	500,000	544	144

Notes:

1) Based on NAND2 equivalents. Actual usable gate count is design-dependent. Estimates reflect a mix of functions including RAM.

2) Includes five pins that may or may not be reserved for JTAG boundary-scan, depending on user requirements.

3) Reserved for dedicated V_{DD}/V_{SS} and V_{DDQ}/V_{SSQ}.

4) CAES offers four gate array die sizes: FE (154 mils), KD (280 mils), KC (407 mils), KB (535 mils), and KM (677 mils).

Low-noise Device and Package Solutions

The UT0.6 μ CRH array family's output drivers feature programmable slew rate control for minimizing noise and switching transients. This feature allows the user to optimize edge characteristics to match system requirements. Separate on-chip power and ground buses are provided for internal cells and output drivers which further isolate internal design circuitry from switching noise.

In addition, CAES offers advanced low-noise package technology with multilayer, co-fired ceramic construction featuring built-in isolated power and ground planes (see Table 2). These planes provide lower overall resistance/inductance through power and ground paths which minimize voltage drops during periods of heavy switching. These isolated planes also help sustain supply voltage during dose rate events, thus preventing rail span collapse.

Flatpacks are available with up to 352 leads; PGAs are available with up to 299 pins and LGAs to 624 pins. CAES flatpacks feature a non-conductive tie bar that helps maintain lead integrity through test and handling operations. In addition to the packages listed in Table 2, CAES offers custom package development and package tooling modification services for individual requirements.



UT0.6µCRH

Table 2. Packages

Package Type/Leadcount ¹	800	025	050	075	100	150	200	250	300	350	400	450	500	550	600
Dual Flatpack															
24	Х														
Flatpack															
84		Х	Х												
132		Х	Х												
172		Х	Х				Х	Х	Х	Х					
196		Х	Х				Х	Х	Х	Х					
208		Х	Х												
240		Х	Х												
256				Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
304							Х	Х	Х	Х					
352											Х	Х	Х	Х	Х
PGA ²															
299							Х	Х	Х	Х					
LGA															
472											Х	Х	Х	Х	Х
624											Х	Х	Х	Х	Х

Notes:

1) The number of device I/O pads available may be restricted by the selected package.

2) PGA packages have one additional non-connected index pin (i.e., 84 + 1 index pin = 85 total package pins for the 85 PGA). Contact CAES for specific package drawings.

Extensive Cell Library

The UT0.6 μ CRH family of gate arrays is supported by an extensive cell library that includes SSI, MSI, and 54XXequivalent functions, as well as RAM and other library functions. User-selectable options for cell configurations include serial scan for all register elements, as well as output drive strength for I/O buffers. CAES core library includes the following functions:

- Intel® 80C31 equivalent
- Intel® 80C196 equivalent
- MIL-STD-1553 functions (RTI)
- MIL-STD-1750 microprocessor
- Standard microprocessor peripheral functions
- Configurable RAM (SRAM, DPSRAM)
- RISC Microcontroller
- USART (82C51)
- EDAC
- CAES IP

Refer to CAES UT0.6 μ CRH Design Manual for complete cell listing and details.



UT0.6µCRH

I/O Buffers

The UT0.6 μ CRH gate array family offers up to 544 signal I/O locations (note: device signal I/O availability is affected by package selection and pinout.) The I/O cells can be configured by the user to serve as input, output, bidirectional, three-state, or additional power and ground pads. Output drive options range from 2 to 12mA. To drive larger off-chip loads, output drivers may be combined in parallel to provide additional drive up to 24mA.

Other I/O buffer features and options include:

- Slew rate control
- Pull-up and pull-down resistors
- TTL, CMOS, and Schmitt levels
- Cold sparing
- Voltage translation
 - 5V bus to 3.3V bus
 - 3.3V bus to 5V bus

JTAG Boundary-Scan

The UT0.6 μ CRH arrays provide for a test access port and boundary-scan that conforms to the IEEE Standard 1149.1 (JTAG). Some of the benefits of this capability are:

- Easy test of complex assembled printed circuit boards
- Gain access to and control of internal scan paths
- Initiation of Built-In Self-Test

Clock Driver Distribution

CAES design tools provide methods for balanced clock distribution that maximize drive capability and minimize relative clock skew between clocked devices.

Speed and Performance

CAES specializes in high-performance circuits designed to operate in harsh military and radiation environments. Table 3 presents a sampling of typical cell delays.

Note that the propagation delay for a CMOS device is a function of its fanout loading, input slew, supply voltage, operating temperature, and processing radiation tolerance. In a radiation environment, additional performance variances must be considered. The UT0.6 μ CRH array family simulation models account for all of these effects to accurately determine circuit performance for its particular set of use conditions.

Power Dissipation

Each internal gate or I/O driver has an average power consumption based on its switching frequency and capacitive loading. Radiation-tolerant processes exhibit power dissipation that is typical of CMOS processes. For a rigorous power estimating methodology, refer to the CAES UT0.6 μ CRH Design Manual or consult with a CAES Applications Engineer.

Typical Power Dissipation

1.1µW/Gate-MHz@5.0V 0.4µW/Gate-MHz@3.3V



RELEASED 2/18

Commercial RadHard[™] Gate Array Family

UT0.6µCRH


ASIC Design Software

Using a combination of state-of-the-art third-party and proprietary design tools, CAES delivers the CAE support and capability to handle complex, high-performance ASIC designs from design concept through design verification and test.

CAES flexible circuit creation methodology supports high level design by providing UT0.6µCRH libraries for Mentor Graphics and Synopsys synthesis tools. Design verification is performed in any VHDL or Verilog simulator or the Mentor Graphics environment, using CAES robust libraries. CAES also supports Automatic Test Program Generation to improve design testing.

CAES HDL Design System

CAES offers a Hardware Description Language (HDL) design system supporting VHDL and Verilog. Both the VHDL and Verilog libraries provide sign-off quality models and robust tools.



CAES HDL Design Flow

The VHDL libraries are VITAL 3.0 compliant, and the Verilog libraries are OVI 1.0 compliant. With the library capabilities CAES provides, you can use High Level Design methods to synthesize your design for simulation. CAES also provides tools to verify that your HDL design will result in working ASIC devices.

CAES's HDL design system lets you easily access CAES's RadHard capabilities.



UT0.6µCRH

Advantages of the CAES HDL Design System

- The CAES HDL Design System gives you the freedom to use tools from Synopsys, Mentor Graphics, Cadence, and other vendors to help you synthesize and verify a design.
- CAES's Logic Rules Checker and Tester Rules Checker allow you to verify partial or complete designs for compliance with CAES design rules.
- CAES HDL Design System accepts back-annotation of timing information through SDF.
- Your design stays entirely within the language in which you started (VHDL or Verilog) preventing conversion headaches.


XDT[™] (eXternal Design Translation)

Through CAES's XDT services, customers can convert an existing non-CAES design to CAES's processes. The XDT tool is particularly useful for converting an FPGA to an CAES radiation-tolerant gate array. The XDT translation tools convert industry standard netlist formats and vendor libraries to CAES formats and libraries. Industry standard netlist formats supported by CAES include:

- VHDL
- Verilog HDL[™]
- FPGA source files (Actel, Altera, Xilinx)
- EDIF
- Third-party netlists supported by Synopsys

CAES Mentor Graphics Design System

The CAES Mentor Graphics Design System software is fully integrated into the Mentor Graphics design environment, making it familiar and easy to use. CAES tools support Mentor functions such as cross-highlighting, graphical menus, and design navigation.



CAES Mentor Graphics Design Flow



UT0.6µCRH

After creating a design in the Mentor Graphics environment, you can easily verify the design for electrical rules compliance with the CAES Logic Rules Checker. Testability can be verified with the CAES Tester Rules Checker. Both of these tools are fully integrated into the Mentor Graphics Environment.

When you have completed all design activities, CAES's Design Transfer tool captures all the required files and prepares them for easy transfer to CAES. CAES uses this data to convert your design into a packaged and tested device.

Advantages of the CAES Mentor Design System

- CAES customers have successfully used the CAES Mentor Graphics Design System for over a decade.
- CAES's Logic and Tester Rules Checker tools allow you to verify partial or complete designs for compliance with CAES manufacturing practices and procedures.
- The Design System accepts pre-and post-layout timing information to ensure your design results in devices that meet your specifications.
- The Design System supports database transfer between Synopsys and Mentor.
- The Design System supports powerful Mentor Graphics ATPG capabilities.

Tools Supported by CAES

CAES supports libraries for:

- Mentor Graphics
- QuestaSim
- Tessent FastScan
- Tessent MBIST
- Synopsys
- Design Compiler/Ultra
- PrimeTime
- Formality
- TetraMax
- VITAL-compliant VHDL Tools
- OVI-compliant Verilog Tools

Training and Support

CAES personnel conduct training classes tailored to meet individual needs. These classes can address a wide mix of engineering backgrounds and specific customer concerns. Applications assistance is also available through all phases of ASIC Design.



UT0.6µCRH

Table 3. Typical Cell Delays

Cell	Output Transition	Propaga	tion Delay ¹
Internal Gates		V _{DD} = 5.0V	$V_{DD} = 3.3V$
TNI/1 Investor	HL	.15	.16
INV1, Inverter	LH	.23	.29
TNIV/4 Tex content 4V	HL	.06	.07
INV4, Inverter 4X	LH	.1	.16
NAND2 2 Input NAND	HL	.19	.25
NAND2, 2-Input NAND	LH	.22	.33
	HL	.16	.22
NOR2, 2-Input NOR	LH	.32	.45
	HL	.81	1.12
DFF - CLK to Q	LH	.76	1.06
	HL	.75	1.05
	LH	.61	.85
Output Buffers			
	HL	3.85	2.15
OC5050N4, CMOS	LH	4.66	3.76
OTEOEONIA TTI Ama	HL	5.58	5.49
OT5050N4, TTL, 4mA	LH	2.52	2.93
OTEDEONIS TTL 12mA	HL	2.42	
OT5050N12, TTL, 12mA	LH	1.29	
Input Buffers	•	I	
	HL	.81	1.07
IC5050, CMOS	LH	1.16	1.18
	HL	1.39	1.12
IT5050, TTL	LH	1.16	1.30

Note:

1) All specifications in ns (typical). Output load capacitance is 50pF. Fanout loading for input buffers and gates is the equivalent of two gate input loads.

Physical Design

Using three layers of metal interconnect, CAES achieves optimized layouts that maximize speed of critical nets, overall chip performance, and design density up to 500,000 NAND2 equivalent gates.

Test Capability

CAES supports all phases of test development from test stimulus generation through high-speed production test. This support includes ATPG, fault simulation, and fault grading. Serial scan design options are available on all UT0.6 μ CRH storage elements. Automatic test program development capabilities handle large vector sets for use with CAES's Teradyne Tiger tester supporting high-speed testing (up to 1.2GHz with pin multiplexing.)



UT0.6µCRH

Unparalleled Quality and Reliability

CAES is dedicated to meeting the stringent performance requirements of aerospace and defense systems suppliers. CAES maintains the highest level of quality and reliability through our Quality Management Program under MIL-PRF-38535 and ISO-9001. In 1988, we were the first gate array manufacturer to achieve QPL certification and qualification of our technology families. Our product assurance program has kept pace with the demands of certification and qualification.

Our quality management plan includes the following activities and initiatives.

- Quality improvement plan
- Failure analysis program
- SPC plan
- Corrective action plan
- Change control program
- Standard Evaluation Circuit (SEC) and Technology Characterization Vehicle (TCV) assessment program
- Certification and qualification program

Because of numerous product variations permitted with customer specific designs, much of the reliability testing is performed using a Standard Evaluation Circuit (SEC) and Technology Characterization Vehicle (TCV). The TCV utilizes test structures to evaluate hot carrier aging, electromigration, and time dependent test samples for reliability testing. Data from the wafer-level testing can provide rapid feedback to the fabrication process, as well as establish the reliability performance of the product before it is packaged and shipped.

Radiation Tolerance

CAES incorporates radiation-tolerance techniques in process design, design rules, array design, power distribution, and library element design. All key radiation-tolerance process parameters are controlled and monitored using statistical methods and in-line testing.

Parameter	Radiation Tolerance	Notes
Total dose	1.0E5 rad(SiO ₂)	1
	3.0E5 rad(SiO ₂)	2
Dose rate upset	1.0E8 rad(Si)/sec	3
Dose rate survivability	1.0E11 rad(Si)/sec	4
SEU	<2.0E-10errors per cell-day	4, 5
Projected neutron fluence	1.0E14 n/sq cm	
Latchup	Latchup-immune over specified use conditions	

Notes:

- 1) Total dose Co-60 testing is in accordance with MIL-STD-883, Method 1019. Data sheet electrical characteristics guaranteed to $1.0E^5$ rads(SiO₂). All post-radiation values measured at 25° C
- 2) Total dose Co-60 testing is in accordance with MIL-STD-883, Method 1019 at dose rates <1 rad(SiO₂)/s
- 3) Short pulse 20ns FWHM (full width, half maximum).
- 4) Is design dependent; SEU limit based on standard evaluation circuit at 4.5V worst case condition.
- 5) SEU-hard flip-flop cell. Non-hard flip-flop typical is 4E⁻⁸.





Absolute Maximum Ratings ¹

(Referenced to V_{SS})

Symbol	Parameter	Limits
V _{DD}	DC supply voltage	-0.3 to 6.0V
V _{I/O}	Voltage on any pin	-0.3V to V _{DD} + 0.3
T _{STG}	Storage temperature	-65 to +150°C
Τı	Maximum junction temperature	+175°C
I _{LU}	Latchup immunity	±150mA
II	DC input current	±10mA
T _{LS}	Lead temperature (soldering 5 sec)	+300°C

Note:

 Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Limits
V _{DD}	Positive supply voltage	3.0 to 5.5V
Tc	Case temperature range	-55 to +125°C
V _{IN}	DC input voltage	0V to V _{DD}



5V DC Electrical Characteristics

 $(V_{DD} = 5.0V \pm 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)^{1,2}$

Symbol	Parameter	Condition	MIN	ΤΥΡ	MAX	Unit
V _{IL} ³	Low-level input voltage TTL inputs CMOS	V_{DD} = 4.5V and 5.5V			0.8 0.3*V _{DD}	v
V _{IH} ³	High-level input voltage TTL inputs CMOS	V_{DD} = 4.5V and 5.5V	2.2 0.7*V _{DD}			v
V _T + ³	Schmitt Trigger, positive going threshold	V_{DD} = 4.5V and 5.5V			.2.4 0.7*V _{DD}	V
V _T -3	Schmitt Trigger, negative going threshold	V_{DD} = 4.5V and 5.5V	0.9 0.3*V _{DD}			V
V _H ⁴	Schmitt Trigger, typical range of hysteresis		0.4 0.6			v
I _{IN}	Input leakage current TTL, CMOS, and Schmitt inputs Inputs with pull-down resistors Inputs with pull-down resistors Inputs with pull-up resistors Inputs with pull-up resistors Cold Spare Inputs - Normal Mod Cold Spare Inputs - Cold Spare Mode	$\begin{split} V_{DD} &= 5.5V \\ V_{IN} &= V_{DD} \text{ and } V_{SS} \\ V_{IN} &= V_{DD} \\ V_{IN} &= V_{SS} \\ V_{IN} &= V_{SS} \\ V_{IN} &= V_{DD} \\ V_{IN} &= 0 \text{ to } 5.5V \\ V_{DD} &= V_{SS} &= 0V \\ V_{IN} &= V \text{ and } 5.5V \end{split}$	-1 +20 -5 -225 -5 -5 -5		1 +225 +5 -20 +5 +5 +5	μΑ
Vol	Low-level output voltage TTL 2.0mA buffer TTL 4.0mA buffer TTL 8.0mA buffer TTL 12.0mA buffer * CMOS outputs CMOS outputs (optional) CMOS outputs (cold spare)	$\begin{array}{l} V_{DD} = 4.5V \\ I_{OL} = 2.0\text{mA} \\ I_{OL} = 4.0\text{mA} \\ I_{OL} = 8.0\text{mA} \\ I_{OL} = 12.0\text{mA} \\ I_{OH} = -1.0\mu\text{A} \\ I_{OL} = 100\mu\text{A} \\ I_{OL} = 100\mu\text{A} \end{array}$			0.4 0.4 0.4 0.4 0.05 0.25 0.25	V
V _{он}	High-level output voltage TTL 2.0mA buffer TTL 4.0mA buffer TTL 8.0mA buffer TTL 12.0mA buffer * CMOS outputs CMOS outputs (optional) CMOS outputs (cold spare)	$\begin{split} V_{DD} &= 4.5V \\ I_{OH} &= -2.0mA \\ I_{OH} &= -4.0mA \\ I_{OH} &= -8.0mA \\ I_{OH} &= -12.0mA \\ I_{OH} &= -1.0\muA \\ I_{OH} &= -100\muA \\ I_{OH} &= -100\muA \\ I_{OH} &= -100\muA \end{split}$	2.4 2.4 2.4 V _{DD} -0.05 V _{DD} -0.35 V _{DD} -0.35			V
I _{oz}	Three-state output leakage current TTL 2.0mA buffer TTL 4.0mA buffer, CMOS TTL 8.0mA buffer TTL 12.0mA buffer * Cold Spare Inputs - normal mode Cold Spare Inputs - cold spare mode	$V_{DD} = 5.5V$ $V_{O} = 0V \text{ and } 5.5V$ $V_{DD} = V_{SS} = 0$ $V_{DD} = 0 \text{ to } 5.5V$	-5 -10 -20 -30 -5 -5		5 10 20 30 -5 -5	μA



UT0.6µCRH

Symbol	Parameter	Condition	MIN	ΤΥΡ	MAX	Unit
I _{OS} ^{4, 5}	Short-circuit output current TTL 2.0mA buffer TTL 4.0mA buffer, CMOS TTL 8.0mA buffer TTL 12.0mA buffer *	$V_0 = 0V$ and 5.5V	-50 -100 -200 -300		50 100 200 300	mA
	Quiescent Supply Current ⁶ Group A subgroups 1,3	V _{DD} = 5.5V 200K gates 400K gates 500K gates			50 100 180	μΑ
I _{DDQ}	Group A subgroup 2	V _{DD} = 5.5V 200K gates 400K gates 500K gates			1 2 3	mA
	Group A, subgroup 1 RHA Designator: M, D, P, L, R, F	V _{DD} = 5.5V 200K gates 400K gates 500K gates			4 8 12	mA
C _{IN} ⁷	Input capacitance				23	pF
C _{OUT} ⁷	Output capacitance TTL 2.0mA buffer TTL 4.0mA buffer, CMOS TTL 8.0mA buffer TTL 12.0mA buffer *				22 26 26 26 26	pF
C _{IO} ⁷	Bidirect I/O capacitance TTL 4.0mA buffer, CMOS TTL 8.0mA buffer TTL 12.0mA buffer *				24 26 26	pF

Notes:

* Contact CAES prior to usage.

- 1) These devices are capable of being configured and support dual voltage: 3.3V and/or 5.0V bus, 2.5V core/3.3V or 5.0V core/5.0V bus. The supply voltage range shall be specified in the AID.
- 2) Devices are supplied to this drawing will meet all levels M, D, P, L, R and F of irradiation. However, this device is only tested at the "R" and "F" level. Pre and Post irradiation values are identical unless otherwise specified in Table 1. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 3) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 4) Supplied as a design limit but not guaranteed or tested.
- 5) Not more than one output may be shorted at a time for maximum duration of one second.
- 6) All inputs with internal pull-ups should be left floating. All other inputs should be tied high or low.
- 7) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz @0V and a signal amplitude of \leq 50mV RMS.



3V DC Electrical Characteristics

 $\left(V_{\text{DD}} = 3.3V \pm .3V; \ \text{-}55^{\circ}\text{C} < T_{\text{C}} < +125^{\circ}\text{C}\right)^{1,2}$

Symbol	Parameter	Condition	MIN	ΤΥΡ	MAX	Unit
V _{IL} ³	Low-level input voltage CMOS	$V_{DD} = 3.0V$ and 3.6V			0.8 0.3*V _{DD}	v
V _{IH} ³	High-level input voltage CMOS	$V_{DD} = 3.0V \text{ and } 3.6V$	2.4 0.7*V _{DD}			v
V _T + ³	Schmitt Trigger, positive going threshold	$V_{DD} = 3.0V \text{ and } 3.6V$			0.7*V _{DD}	v
V _T - ³	Schmitt Trigger, negative going threshold	$V_{DD} = 3.0V \text{ and } 3.6V$	0.3*V _{DD}			V
V _H ⁴	Schmitt Trigger, typical range of hysteresis		.6			v
I _{IN}	Input leakage current TTL, CMOS, and Schmitt inputs Inputs with pull-down resistors Inputs with pull-down resistors Inputs with pull-up resistors Inputs with pull-up resistors	$V_{DD} = 3.6V$ $V_{IN} = V_{DD} \text{ and } V_{SS}$ $V_{IN} = V_{DD}$ $V_{IN} = V_{SS}$ $V_{IN} = V_{SS}$ $V_{IN} = V_{DD}$ $V_{IN} = 0 \text{ to } 3.6V$	-1 +10 -5 -225 -5 -5		1 +225 +5 -10 +5 +5	μΑ
Vol	Cold Spare Inputs - normal Mode Cold Spare Inputs - cold Spare Mode Low-level output voltage TTL 2.0mA buffer TTL 4.0mA buffer TTL 8.0mA buffer	$V_{DD} = V_{SS} = 0V$ $V_{IN} = V \text{ and } 3.6V$ $V_{DD} = 3.0V$ $I_{OL} = 2.0mA$ $I_{OL} = 4.0mA$ $I_{OL} = 8.0mA$	-5		+5 0.4 0.4 0.4	v
	CMOS outputs CMOS outputs (optional) CMOS outputs (cold spare)	$I_{OL} = 1.0 \mu A$ $I_{OL} = 100 \mu A$ $I_{OL} = 100 \mu A$			0.05 0.25 0.25	
V _{он}	High-level output voltage TTL 2.0mA buffer TTL 4.0mA buffer, CMOS TTL 8.0mA buffer CMOS outputs CMOS outputs (optional) CMOS outputs (cold spare)	$V_{DD} = 3.0V \\ I_{OH} = 2.0mA \\ I_{OH} = 2.0mA \\ I_{OH} = 8.0mA \\ I_{OH} = 1.0\muA \\ I_{OH} = 100\muA \\ I_{OH} = 100\muA \\ I_{OH} = 100\muA$	2.4 2.4 2.4 V _{DD} -0.05 V _{DD} -0.05 V _{DD} -0.05			v
I _{OZ}	Three-state output leakage current CMOS Cold Spare Inputs - normal mode Spare Cold Inputs - cold spare mode	$V_{DD} = 3.6V$ $V_{O} = V_{DD} \text{ and } V_{SS}$ $V_{DD} = V_{SS} = 0V$ $V_{O} = 0V \text{ and } 3.6V$	-20 -5 -5		20 5 5	μΑ



Symbol	Parameter	Condition	MIN	ТҮР	MAX	Unit
I _{OS} ^{4, 5}	Short-circuit output current ⁵ CMOS, LVTTL	$V_{O} = V_{DD}$ and V_{SS}	-200		200	mA
	Quiescent Supply Current ⁶ Group A subgroups 1,3	$V_{DD} = 5.5V$ 200K gates 400K gates 500K gates			50 100 180	μΑ
I _{DDQ}	Group A subgroup 2	$V_{DD} = 5.5V$ 200K gates 400K gates 500K gates			1 2 3	mA
	Group A, subgroup 1 RHA designator: M, D, P, L, R	$V_{DD} = 5.5V$ 200K gates 400K gates 500K gates			4 8 12	mA
C_{IN}^{7}	Input capacitance				23	pF
C _{OUT} ⁷	Output capacitance CMOS				26	pF
C _{IO} ⁷	Bidirect I/O capacitance CMOS				26	pF

Notes:

* Contact CAES prior to usage.

- 1) These devices are capable of being configured and support dual voltage: 3.3V and/or 5.0V bus, 5.0V core/5.0V or 5.0V core/5.0V bus. The supply voltage range shall be specified in the AID.
- 2) Devices are supplied to this drawing will meet all levels M, D, P, L, R and F of irradiation. However, this device is only tested at the "R" and "F" level. Pre and Post irradiation values are identical unless otherwise specified in Table 1. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 3) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 4) Supplied as a design limit but not guaranteed or tested.
- 5) Not more than one output may be shorted at a time for maximum duration of one second.
- 6) All inputs with internal pull-ups should be left floating. All other inputs should be tied high or low.
- 7) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz @0V and a signal amplitude of \leq 50mV RMS.

Intel is a registered trademark of Intel Corporation

Mentor, Mentor Graphics, AutoLogic II, QuickSim II, QuickFault II, QuickHDL, QuickGrade II, FastScan, FlexTest, QuestaSim and DFT Advisor are registered trademarks of Mentor Graphics Corporation

Verilog and Leapfrog are registered trademarks of Cadence Design Systems, Inc.

Synopsys, Design Compiler, Test Compiler Plus, VHDL Compiler, Verilog HDL Compiler, TestSim and VSS are trademarks of Synopsys, Inc.



UT0.6µCRH

Datasheet Revision History

REV	Revision Date	Description of Change	Page(s)
		Added CAES data sheet template.	All
	8-22-16 Removed Sun Design Support. Add in Table 1 the UT06MRA008. Added in Table 2 the Dual Flatpack 24 and the LGA 624. Removed the VCS design support.	Removed Sun Design Support.	1
		Add in Table 1 the UT06MRA008.	2
A		Added in Table 2 the Dual Flatpack 24 and the LGA 624.	3
		Removed the VCS design support.	5
		Removed Mentor ModelSim tools and replaced with QuestaSim	6



UT0.6µCRH

Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.

